

The University of Manchester


Graph Neural Networks Acceleration with Adaptive Dataflow Architectures & FPGA

Advanced Processor Technologies Research Group Zheyu Liu Supervisor: Christos-efthymios Kotselidis

I. Introduction

• What is Graph?

Graph is a non-Euclidean data structure used to represent complex relationships between entities, consisting of numerous vertices and edges.



• Graph in Memory


Vertex in a graph contains its unique information, such as a person's height, weight and hobbies. All the features of a vertex can be represented as a numercial *Embedding Vector* with N elements.

Embedding Vector


Vo	V(0)F(0)	V(0)F(1)	V(0)F(2)	 V (0) F (N-1)
V 1	V(1)F(0)	V(1)F(1)	V(1)F(2)	 V(1)F(N-1)
V 2	V(2)F(0)	V(2)F(1)	V(2)F(2)	 V (2) F (N-1)

Apply Neural Network to Graph

The message passing framework establishes the data flow in a graph neural network (GNN) which primarily comprises **Aggregation** and **Linear** Transformation.









 V_{M-1} V(M-1)F(0) V(M-1)F(1) V(M-1)F(2) ··· V(M-1)F(N-1)


Connectivity information of vertices is usually stored in form of an *Adjacency Matrix*.






GNNs are showing promising applications in diverse domains such as traffic prediction, fraud detection and drug discovery.

II. Problems of Running GNNs on GPU



GPUs are equiped with cache and very high bandwidth off-chip memory to alleviate the Von Neumann bottleneck, enabling faster data transfer between the processing units (core) and memory.



Data Results Off-Chip Memory Off-Chip	Data Memory	Results Data Data Data Data Data Data Data Da			
Operators	$\underset{(A100)}{\text{L2 Hit}\%}$	Due to frequent rand			
torch.gather	62.75	the cache hit rate for			
$torch.index_add_$	82.09	GNN is significantly			
$torch.index_select$	70.02	Sparse Connect			
$torch.matmul(\leq 10^8 el.)$	88.58	• Irregular Memory			
$torch.matmul(> 10^8 el.)$	89.56	Unbalanced Wor			
torch.transpose	93.59	Complex Vertex			
A100 Cache Hit Rate on ML Micro	o-operations	• Hard to Batching			

idom memory accesses, for operations related to reduced.

p Memory


Off-Chip

Memory


- tion Among Vertices
- ry Access Pattern
- rkload
- Dependency

III. GNNs on Reconfigurable Archiecture Acceleration

Xilinx Adaptive Dataflow Architecture



GNN Adaptive Acceleration



FPGA is a fine-grained reconfigurable architecture capable of efficiently performing data preprocessing tasks and implementing specialized hierarchical caches to hide memory access latency.

The PS unfolds GNN computation along both temporal and spatial dimensions, dynamically configuring new computation graphs.

[1] Sanchez-Lengeling, B., Reif, E., Pearce, A., & Wiltschko, A. B. (2021). A Gentle Introduction to Graph Neural Networks. Distill. Google Research. Retrieved from https://distill.pub/2021/gnn-intro/ [2] Hosseini, R., et al. (2023). Exploring the Use of Dataflow Architectures for Graph Neural Network Workloads. In: High Performance 2023. Retrieved from https://doi.org/10.1007/978-3-031-40843-4_48 [3] AMD AI Engine Technology. Retrieved from https://www.xilinx.com/products/technology/ai-engine.html [4] AMD. (n.d.). AI Engine Kernel and Graph Programming Guide (UG1079). Retrieved from https://docs.amd.com/r/en-US/ug1079-ai-engine-kernel-coding?tocId=vRsLf1MNvoWTQ8W~C3d_Jg