Pre-Silicon Formal Verification and Post-Silicon Assertion Checker on RISC-V Processor

Technische
Universität
München


DENSO

Crafting the Core



Czea Sie Chuah, Christian Appold

Motivation: High security demands of upcoming applications, several famous bugs and security-vulnerabilities in processors have been found in the past years, openness of RISC-V Instruction Set Architecture



Runtime: Control Flow < 24h, others < 4000s