

Karlsruhe Institute of Technology


Institute for Data Processing and Electronics (IPE) ASIC and Detector Laboratory (ADL)


Silicon Implementation of a RISC-V Processor for the **AstroPix Multi-Channel Readout Controller**

Author: J. Cott, N. Striebig, R. Leys, A. Elsenhans, I. Peric

Substitute costly FPGA based Data Processing

- Investigate instead ASIC implementation of a soft-core RISC-V based Microcontroller in a 110 nm UMC process as part of a **low power** readout of an entire AstroPix sensor system layer
- AstroPix is HV-CMOS a silicon tracker sensor for astro-particle experiments
- Matrix of AstroPix as part of a Gamma-ray space based Observatory (AMEGO-X)






2 Main Modules:

- Open-source **32-bit NEORV32 Processor**
- Data aggregator ASIC interfaced via AXI


64x IN 64x OUT	GPIO	D-CACHE	I-CACHE	👃 UART1	
	PWM		BOOTLDROM		
		WDT	XIP-CACHE	XIP	
RX & TX	🔔 SLINK	🔔 TRNG	XBUS-CACHE	XBUS	
(AXI4-Stream [™])	4	Custom Function	ns Subsystem (CFS		
	Core feature Optional feature		🛆 CPU interrupt		


SLINK	ASYNC FIFO	

- **Simulation Testbench Setup** to define required I/O Modules and 1st configuration of the Processor ASIC
- Includes a Test Application Software with 3 different data packages based a on simple protocol
- Application stored inside ext. Flash **RAM** module and loaded via SPI with internal Bootloader



NEORV32 has extensive configuration options and documentation to design for application requirements





Floorplanning, Place&Route, Clock Design

Next Steps: After finished RTL

Design, Gate Netlist Synthesis

NEORV32 based on RAM IP Cores

- Own synchronous and asynchronous First Word Fall Through FIFOs
- Own Instruction Memory and Data Memory

Implement **mitigation** Strategies for **radiation hardness**, more thorough **Validation** of the entire design, **Data aggregator ASIC** design



Contact: ucycg@student.kit.edu

KIT – The Research University in the Helmholtz Association

