



Efficiency and Performance Tradeoffs in FPGAbased Embedded Computer Vision Applications



Motivation Goals The increasing complexity and energy demands of modern AI models, such as • To minimize and synthesize modern AI models, such as Vision Transformers Vision Transformers (ViTs), pose challenges for their deployment in resource-(ViTs), for small-scale scenarios. constrained and real-time environments. This research investigates field-• To analyze the trade-offs, energy consumption, and performance of these programmable gate arrays (FPGAs) as an efficient hardware platform for AI models when deployed on FPGAs. acceleration. By minimizing and adapting these models for FPGAs, we aim to: • To evaluate the feasibility of using FPGAs as an alternative hardware platform for deploying transformer models in real-time classification tasks. Reduce Energy Footprint Optimize Model Size Enhance Efficiency Methodology **Initial Results** Initial results demonstrate successful deployment of a high-accuracy **ML-Models** Off-the-shelf Model after Features & **CNN Models** Complete Assessment into Applications CNN on a Pynq-Z2 FPGA for MNIST digit classification using First attempt: **CNN** models i.e. Model Compression & FPGA **Energy Optimization** Firmwares HLS4ML. Optimization techniques achieve 99% accuracy with using the **HLS4ML** tool. reduced resource usage (LUT 66.39%, LUTRAM 9.16%, FF 49.86%, DSP 69.55%) and power consumption, highlighting the Next: ViTs on NN2FPGA tool. potential for efficient deep learning on edge devices. s FI hls 4 ml Cloud-based FPGA's tal params: 6250 (24.41 KB Q ₹ ♦ C Key Challenges: NN2FPG Other • Replacing LN Embedded Edge FPGAs available tools with **BN**. Computation



MLP

Off-the-shelf

TF Models



Related Work



strategies for

A novel algorithm-hardware combines both codesign static weight and dynamic token pruning for efficient Vision Transformer execution on a new accelerator.

Quasar-ViT is a framework that designs efficient and accurate Vision Transformers for edge devices through hardware-aware quantization and architecture search, achieving high inference speed on FPGAs.









The proposed algorithm-hardware codesign by Dhruv Parikh et.al.



Quasar-ViT hardware architecture

Layer Normalization (LN) was replaced with Batch Normalization (BN) to enable fusion with linear layers, improving inference efficiency on the FPGA with minor accuracy loss.



Current Work



Conclusions & Future Work	References
 Our initial experiments using the HLS4ML framework on the Pynq-Z2 board achieved promising results, demonstrating the feasibility of deploying complex neural networks on FPGAs. After successfully deploying ResNet models using NN2FPGA on Kria KV-260 and Ultra96-v2 boards, we are now exploring its compatibility with ViT models and identifying any unsupported parameters. Test Transformer Models: Implement Swin TF model using NN2FPGA, focusing on maintaining accuracy. Select FPGA Platform: Choose the best FPGA for deployment, comparing cloud and edge options. Compare GPU and FPGA: Evaluate performance and energy use for models deployed on GPU and FPGA. 	 Fahim et al. (2021). hls4ml: An open-source codesign workflow to empower scientific low-power machine learning devices, https://arxiv.org/abs/2103.05579 Dosovitskiy (2020). An image is worth 16x16 words, https://arxiv.org/abs/2010.11929. Casu et al. (202X). Machine Learning Inference Acceleration Using Embedded and Datacenter-Class FPGAs, https://intyurl.com/DET-CAS-4-ML. Liu et al. (2021), Swin transformer: Hierarchical vision transformer using shifted windows. https://arxiv.org/abs/2103.14030. Minnella et al. (2023). Design and Optimization of Residual Neural Network Accelerators for Low-Power FPGAs Using High-Level Synthesis, https://arxiv.org/abs/2309.15631. Sun et al. (2022). VAQF: Fully automatic software-hardware co-design framework for low-bit vision transformer, https://arxiv.org/abs/2201.06618 Parikh et al. (2024). Accelerating VIT Inference on FPGA through Static and Dynamic Pruning, https://arxiv.org/abs/2403.14047 Li et al. (2024). Quasar-ViT: Hardware-Oriented Quantization-Aware Architecture Search for Vision Transformers, Proceedings of the 38th ACM International Conference on Supercomputing, https://di.acm.org/doi/abs/10.1145/3650200.3656622 Liu et al. (2023). A Lightweight Transformer Model using Neural ODE for FPGAs, 2023 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). https://ieeexplore.ieee.org/abstract/document/10196666



Qaisar Faroog

Ph.D. Candidate Machine Learning & Al

• Embedded Systems

• FPGA

qaisar.farooq@unito.it

Idilio Drago

Associate Professor

- Italian Consortium Coordinator
- Cyber Security Machine Learning & AI

idilio.drago@unito.it









EU Project