# **OpenLane Tutorial - Hardening the Core**

The chip core would usually have other macros inside it.

### **Step 1:** Starting the OpenLane environment

Just run the following commands to enter the OpenLane environment (from the installed location of OpenLane)

cd Openlane/

make mount

## **Step 2:** Creating new designs

The following command creates a new configuration file for your design:

./flow.tcl -design <design name> -init\_design\_config -add\_to\_designs
This will create the following directory structure:

designs/<design\_name>

config.json

----- src

## **Step 3:** Create the RTL files

You need to create or copy the RTL files (including black-box). The recommended location for files is designs/<design name>/src/.v

## **Step 4:** Give the parameter configuration

You need to set the following environment variables in your configuration file for the chip core:

VERILOG\_FILES VERILOG\_FILES\_BLACKBOX EXTRA\_LEFS EXTRA\_LIBS EXTRA\_GDS\_FILES SYNTH\_READ\_BLACKBOX\_LIB MACRO\_PLACEMENT\_CFG

#### Step 5: Run the flow on the macro design

Finally, run OpenLane. flow.tcl is the entry point for OpenLane. The command needs to be run from inside the environment of OpenLane as described in quick start.

./flow.tcl -design <design name> -tag full\_guide -overwrite

#### Step 6: Analyzing the flow generated files

You can open the interactive view using the following commands: ./flow.tcl -design <design name> -tag full\_guide -interactive package require openlane run\_synthesis run\_floorplan run\_placement run\_cts run\_routing run\_magic run\_magic\_spice\_export run\_magic\_drc run\_lvs run\_antenna\_check or\_gui

The above commands can also be written in a file and passed to flow.tcl: ./flow.tcl –interactive –file <file>

#### **Step 7:** Viewing of final layout

The following command generates a new gds or lef view for your design: klayout designs/<design name>/runs/full\_guide/results/final/gds or lef

(or)

magic designs/<design name>/runs/full\_guide/results/final/gds or lef

#### Each run has following structure:

logs (or) reports (or) results (or) tmp
cts
floorplan
placement
routing
signoff
synthesis
runtime.yaml
warnings.log

There are 4 directories logs reports results and tmp. In each of these directories, there are multiple directories. Directories are named according to the stage they belong to.

Finally output of OpenLane can be found in

designs/<design name>/runs/full\_guide/results/final



# **Example - DSP Tile:**

# **Configuration Variables:**

Activit	ies	🗒 Tex	t Editor ▼		Jul 27 06:48	A.	∎øĵ	<del>ب</del> ڻ
Oper	n 🔻	€		~/s	*config.json ample/OpenLane/designs/dsptile1	Save	=	×
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18	<pre>{     "DESIG     "VERIL     "SYNTH     "CLOCH     "CLOCH     "DIE_4     "FP_SI     "FP_AS     "STA_F     "SYNTH     "QUIT_     "MACRG     "EXTRA     "EXTRA     "VERIL }</pre>	5N_NA _OG_F I_REA (_POR (_PER AREA" (ZING SPECT REPOR I_NO_ _ON_S D_PLA A_LEF A_GDS _OG_F	ME" ILES" D_BLACKBOX_LIB" T" IOD" " "RATIO" T_POWER" FLAT" ETUP_VIOLATIONS" CEMENT_CFG" S" FILES" ILES_BLACKBOX"		<pre>"DSP", "dir::src/DSP.v", "true", "UserCLK", "10.0", "0 0 2200 3100", "absolute", 2, "0", "1", "0", "dir::macro_placement.cfg", ["dir::lef/DSP_bot.lef", "dir::lef/ ["dir::gds/DSP_bot.gds", "dir::gds/ ["dir::src/DSP_top.v", "dir::src/DSP_ ]</pre>	DSP_top. DSP_top. P_bot.v"	lef" gds" ]	]. ].

## **GDS View using KLayout:**

Activities	牙 klayout	-	Jul 27 06	6:43		A 40	₾ ▼
		К	Layout 0.28.2 - D	SP.gds [DSP]			×
<u>F</u> ile <u>E</u> dit <u>V</u> i	iew <u>B</u> ookmar	ks <u>D</u> isplay <u>T</u> ools	<u>M</u> acros <u>H</u> elp				
Gack Forwa	ard Select	Hove Ruler	(Default)				
			DSP.gds [DS	SP]			×
	1000 µm		DSP_bot     DSP_bot				
T (Default)	G				xy 2827	t cursor position	(x) 5.39851

# **LEF View using KLayout:**

Activities	🚱 klayout	•		Jul 27 06:43				• 0 -
KLayout 0.28.2 - DSP.lef [DSP] ×								
<u>F</u> ile <u>E</u> dit <u>V</u> ie	ew <u>B</u> ookmar	ks <u>D</u> isplay	<u>T</u> ools <u>M</u> acros	<u>H</u> elp				
↓ ↓	K	÷	🔶 🖕 🔅	~				
Back Forwar	Select	Move Ru	ler (Default)					
DSP.lef [DSP]								
: :		-						
			- <i>AAAAA</i> A	<i>44444</i> 4				
	-	2	<i>ALKALA</i> A	44444	<u> </u>			•
•••	••••••	• • • • • • • • • • • • • • • •	- <del>AAAAA</del>	<u>AAAA</u> A		• • • • • • • • • • • • •		
			<i>AAAAA</i> A	<i>AAAA</i> A				· · · · · · · · · · · · · · · · · · ·
	-	2				-		•
						:		• •
	· · · · · · · · · · · · · · · · · · ·							
	-					:		· · · · · ·
:				<u> </u>	20202			
10			12/12/22/22/22	12/2/2/2/2/2/2/2/2/2/2/2/2/2/2/2/2/2/2/	22222			
		:	12/2/2/2/2/2/	12/12/22/22		:	-	
T (Default)	G					xv	3682.01733	-64.45545
						,		