

# **Open-source ASIC Design**





K.Gavaskar Postdoc Researcher, Heidelberg University ZITI, INF 368, 69120, Heidelberg, Germany.









- Introduction
- Contents of PDK



- Introduction
- Contents of PDK
- SkyWater Foundry Provided Cell Libraries



- Introduction
- Contents of PDK
- SkyWater Foundry Provided Cell Libraries
- Design Stages and Tools



- Introduction
- Contents of PDK
- SkyWater Foundry Provided Cell Libraries
- Design Stages and Tools
- OpenLane
  - Installing the OpenLane
  - Open Lane Architecture
  - Design Stages and Tools of OpenLane
  - Hardening Macros and Hardening the Core
  - Chip Level Integration
  - Results Directory Structure
  - Screenshots of Execution Flow and KLayout View



- Introduction
- Contents of PDK
- SkyWater Foundry Provided Cell Libraries
- Design Stages and Tools
- OpenLane
  - Installing the OpenLane
  - Open Lane Architecture
  - Design Stages and Tools of OpenLane
  - Hardening Macros and Hardening the Core
  - Chip Level Integration
  - Results Directory Structure
  - Screenshots of Execution Flow and KLayout View
- References





- Metal Oxide Semiconductor Field Effect Transistor
- Voltage controlled device
- To control connectivity
- High scalability
- Higher density
- High input impedance
- Low power consumption
- It is used to switch or amplify voltages
- Easy to manufacture



- Metal Oxide Semiconductor Field Effect Transistor
- Voltage controlled device
- To control connectivity
- High scalability
- Higher density
- High input impedance
- Low power consumption
- It is used to switch or amplify voltages
- Easy to manufacture





- Metal Oxide Semiconductor Field Effect Transistor
- Voltage controlled device
- To control connectivity
- High scalability
- Higher density
- High input impedance
- Low power consumption
- It is used to switch or amplify voltages
- Easy to manufacture







• Industry EDA tools



• Industry EDA tools (Tanner, Synopsys, Cadence, OrCAD & Siemens)



- Industry EDA tools (Tanner, Synopsys, Cadence, OrCAD & Siemens)
- Open Source



- Industry EDA tools (Tanner, Synopsys, Cadence, OrCAD & Siemens)
- Open Source shadow of industry grade EDA tools

#### UNIVERSITĂ HEIDELBERG ZUKUNFT SEIT 1386

- Industry EDA tools (Tanner, Synopsys, Cadence, OrCAD & Siemens)
- Open Source shadow of industry grade EDA tools
  - Software

#### UNIVERSITĂT HEIDELBERG ZUKUNFT SEIT 1386

- Industry EDA tools (Tanner, Synopsys, Cadence, OrCAD & Siemens)
- Open Source shadow of industry grade EDA tools
  - Software
  - Hardware

#### UNIVERSITĂT HEIDELBERG ZUKUNFT SEIT 1386

- Industry EDA tools (Tanner, Synopsys, Cadence, OrCAD & Siemens)
- Open Source shadow of industry grade EDA tools
  - Software
  - Hardware
- Needs:

#### UNIVERSITĂ HEIDELBERG ZUKUNFT SEIT 1386

- Industry EDA tools (Tanner, Synopsys, Cadence, OrCAD & Siemens)
- Open Source shadow of industry grade EDA tools
  - Software
  - Hardware
- Needs:
  - Design

#### UNIVERSITĂT HEIDELBERG ZUKUNFT SEIT 1386

- Industry EDA tools (Tanner, Synopsys, Cadence, OrCAD & Siemens)
- Open Source shadow of industry grade EDA tools
  - Software
  - Hardware
- Needs:
  - Design
  - PDKs

#### UNIVERSITÄT HEIDELBERG ZUKUNFT SEIT 1386

- Industry EDA tools (Tanner, Synopsys, Cadence, OrCAD & Siemens)
- Open Source shadow of industry grade EDA tools
  - Software
  - Hardware
- Needs:
  - Design
  - PDKs (OSU (Oklahoma State University), Skywater, X-FAB and Global Foundries)

#### UNIVERSITÄ HEIDELBERG ZUKUNFT SEIT 1386

- Industry EDA tools (Tanner, Synopsys, Cadence, OrCAD & Siemens)
- Open Source shadow of industry grade EDA tools
  - Software
  - Hardware
- Needs:
  - Design
  - PDKs (OSU (Oklahoma State University), Skywater, X-FAB and Global Foundries)
  - Electronic Design Automation (EDA) Tools and IPs

#### UNIVERSITÄ HEIDELBERG ZUKUNFT SEIT 1386

- Industry EDA tools (Tanner, Synopsys, Cadence, OrCAD & Siemens)
- Open Source shadow of industry grade EDA tools
  - Software
  - Hardware
- Needs:
  - Design
  - PDKs (OSU (Oklahoma State University), Skywater, X-FAB and Global Foundries)
  - Electronic Design Automation (EDA) Tools and IPs
- Various VLSI stages

#### UNIVERSITĂ HEIDELBERG ZUKUNFT SEIT 1386

- Industry EDA tools (Tanner, Synopsys, Cadence, OrCAD & Siemens)
- Open Source shadow of industry grade EDA tools
  - Software
  - Hardware
- Needs:
  - Design
  - PDKs (OSU (Oklahoma State University), Skywater, X-FAB and Global Foundries)
  - Electronic Design Automation (EDA) Tools and IPs
- Various VLSI stages
- ASIC with eFPGA





**PDK (Process Design Kit)** 



























### Example: Standard Cell (NAND Logic Gate)





## SkyWater Foundry provided Cell Libraries


• Sky130\_fd\_sc\_hs



- Sky130\_fd\_sc\_hs
- Sky130\_fd\_sc\_ms



- Sky130\_fd\_sc\_hs
- Sky130\_fd\_sc\_ms
- Sky130\_fd\_sc\_ls



- Sky130\_fd\_sc\_hs
- Sky130\_fd\_sc\_ms
- Sky130\_fd\_sc\_ls
- Sky130\_fd\_sc\_lp



- Sky130\_fd\_sc\_hs
- Sky130\_fd\_sc\_ms
- Sky130\_fd\_sc\_ls
- Sky130\_fd\_sc\_lp
- Sky130\_fd\_sc\_hd



- Sky130\_fd\_sc\_hs
- Sky130\_fd\_sc\_ms
- Sky130\_fd\_sc\_ls
- Sky130\_fd\_sc\_lp
- Sky130\_fd\_sc\_hd
- Sky130\_fd\_sc\_hdll



- Sky130\_fd\_sc\_hs
- Sky130\_fd\_sc\_ms
- Sky130\_fd\_sc\_ls
- Sky130\_fd\_sc\_lp
- Sky130\_fd\_sc\_hd
- Sky130\_fd\_sc\_hdll
- Sky130\_fd\_sc\_hvl





RTL Synthesis, Technology Mapping & Formal Verification (Yosys)



























27-07-2023



27-07-2023



27-07-2023



27-07-2023





• **RTL** (Register Transfer Level) – Flow of data b/w hardware registers



- **RTL** (Register Transfer Level) Flow of data b/w hardware registers
- **STA** (Static Timing Analysis) Validating the timing performance



- **RTL** (Register Transfer Level) Flow of data b/w hardware registers
- **STA** (Static Timing Analysis) Validating the timing performance
- Tap cells (well tap and decap) To prevent the latch-up issue



- **RTL** (Register Transfer Level) Flow of data b/w hardware registers
- **STA** (Static Timing Analysis) Validating the timing performance
- Tap cells (well tap and decap) To prevent the latch-up issue
- CTS (Clock Tree Synthesis) Distributing the clock equally



- **RTL** (Register Transfer Level) Flow of data b/w hardware registers
- **STA** (Static Timing Analysis) Validating the timing performance
- Tap cells (well tap and decap) To prevent the latch-up issue
- **CTS** (Clock Tree Synthesis) Distributing the clock equally
- LEC (Logic Equivalent Check) To ensure the logical equivalency



- **RTL (Register Transfer Level)** Flow of data b/w hardware registers
- **STA** (Static Timing Analysis) Validating the timing performance
- Tap cells (well tap and decap) To prevent the latch-up issue
- **CTS** (Clock Tree Synthesis) Distributing the clock equally
- LEC (Logic Equivalent Check) To ensure the logical equivalency
- LEF (Library Exchange Format) Abstract view of cells



- **RTL (Register Transfer Level)** Flow of data b/w hardware registers
- **STA** (Static Timing Analysis) Validating the timing performance
- Tap cells (well tap and decap) To prevent the latch-up issue
- **CTS** (Clock Tree Synthesis) Distributing the clock equally
- LEC (Logic Equivalent Check) To ensure the logical equivalency
- LEF (Library Exchange Format) Abstract view of cells
- **DEF** (Design Exchange Format) To get the complete information about the cell



- **RTL (Register Transfer Level)** Flow of data b/w hardware registers
- **STA** (Static Timing Analysis) Validating the timing performance
- Tap cells (well tap and decap) To prevent the latch-up issue
- **CTS** (Clock Tree Synthesis) Distributing the clock equally
- LEC (Logic Equivalent Check) To ensure the logical equivalency
- LEF (Library Exchange Format) Abstract view of cells
- **DEF (Design Exchange Format)** To get the complete information about the cell
- **SPEF (Standard Parasitic Exchange Format)** Represent parasitic data of wires



- **RTL** (Register Transfer Level) Flow of data b/w hardware registers
- **STA** (Static Timing Analysis) Validating the timing performance
- Tap cells (well tap and decap) To prevent the latch-up issue
- **CTS** (Clock Tree Synthesis) Distributing the clock equally
- LEC (Logic Equivalent Check) To ensure the logical equivalency
- LEF (Library Exchange Format) Abstract view of cells
- **DEF (Design Exchange Format)** To get the complete information about the cell
- **SPEF (Standard Parasitic Exchange Format)** Represent parasitic data of wires
- **DRC** (Design Rule Check) Ensures the design meets manufacturing requirements



- **RTL (Register Transfer Level)** Flow of data b/w hardware registers
- **STA** (Static Timing Analysis) Validating the timing performance
- Tap cells (well tap and decap) To prevent the latch-up issue
- **CTS** (Clock Tree Synthesis) Distributing the clock equally
- LEC (Logic Equivalent Check) To ensure the logical equivalency
- LEF (Library Exchange Format) Abstract view of cells
- **DEF** (Design Exchange Format) To get the complete information about the cell
- **SPEF (Standard Parasitic Exchange Format)** Represent parasitic data of wires
- **DRC** (Design Rule Check) Ensures the design meets manufacturing requirements
  - LVS (Layout vs. Schematic)



- **RTL (Register Transfer Level)** Flow of data b/w hardware registers
- **STA** (Static Timing Analysis) Validating the timing performance
- Tap cells (well tap and decap) To prevent the latch-up issue
- **CTS** (Clock Tree Synthesis) Distributing the clock equally
- LEC (Logic Equivalent Check) To ensure the logical equivalency
- LEF (Library Exchange Format) Abstract view of cells
- **DEF** (Design Exchange Format) To get the complete information about the cell
- **SPEF (Standard Parasitic Exchange Format)** Represent parasitic data of wires
- **DRC** (Design Rule Check) Ensures the design meets manufacturing requirements
  - LVS (Layout vs. Schematic), ERC (Electric Rule Check),



- **RTL (Register Transfer Level)** Flow of data b/w hardware registers
- **STA** (Static Timing Analysis) Validating the timing performance
- Tap cells (well tap and decap) To prevent the latch-up issue
- **CTS** (Clock Tree Synthesis) Distributing the clock equally
- LEC (Logic Equivalent Check) To ensure the logical equivalency
- LEF (Library Exchange Format) Abstract view of cells
- **DEF** (Design Exchange Format) To get the complete information about the cell
- **SPEF (Standard Parasitic Exchange Format)** Represent parasitic data of wires
- **DRC** (Design Rule Check) Ensures the design meets manufacturing requirements
  - LVS (Layout vs. Schematic), ERC (Electric Rule Check), Xor Check



- **RTL (Register Transfer Level)** Flow of data b/w hardware registers
- **STA** (Static Timing Analysis) Validating the timing performance
- Tap cells (well tap and decap) To prevent the latch-up issue
- **CTS** (Clock Tree Synthesis) Distributing the clock equally
- LEC (Logic Equivalent Check) To ensure the logical equivalency
- LEF (Library Exchange Format) Abstract view of cells
- **DEF** (Design Exchange Format) To get the complete information about the cell
- **SPEF (Standard Parasitic Exchange Format)** Represent parasitic data of wires
- **DRC** (Design Rule Check) Ensures the design meets manufacturing requirements
  - LVS (Layout vs. Schematic), ERC (Electric Rule Check), Xor Check and Antenna check



- **RTL** (Register Transfer Level) Flow of data b/w hardware registers
- **STA** (Static Timing Analysis) Validating the timing performance
- Tap cells (well tap and decap) To prevent the latch-up issue
- **CTS** (Clock Tree Synthesis) Distributing the clock equally
- LEC (Logic Equivalent Check) To ensure the logical equivalency
- LEF (Library Exchange Format) Abstract view of cells
- **DEF** (Design Exchange Format) To get the complete information about the cell
- **SPEF (Standard Parasitic Exchange Format)** Represent parasitic data of wires
- **DRC** (Design Rule Check) Ensures the design meets manufacturing requirements
  - LVS (Layout vs. Schematic), ERC (Electric Rule Check), Xor Check and Antenna check
- **GDS** (Graphic Data Stream) The final output product of the IC design



## OpenLane

- An automated RTL to GDSII flow
- All ASIC implementation
- Supports sky130 PDK, gf180mcu PDK, other PDK's
- Open source utilities
- Single configuration file
- Two main use cases: Hardening a macro and Integrating a SoC
- Open Lane does everything from logic synthesis, placement, routing, optimizations and evaluations
- One full stack flow to develop chips to be fabricated
- Successfully tape out a family of RISC-V based SoC's called striVe.


### Hardening Macros

• Base Requirements

S.No	Кеу	JSON	TCL	
1	DESIGN_NAME	"DESIGN_NAME": sample	set ::env(DESIGN_NAME) {sample}	
2	VEERILOG_FILES	"VEERILOG_FILES ": "dir::src/*.v",	set ::env(VERILOG_FILES) [glob \$::env(DESIGN_DIR)/src/*.v]	
3	CLOCK_PORT	"CLOCK_PORT": null	set ::env(CLOCK_PORT) {clk}	
4	DESIGN_IS_CORE	"DESIGN_IS_CORE": false	set ::env(DESIGN_IS_CORE) {0}	



# Hardening the Core

- The chip core would usually have other macros inside it.
  - Synthesis
  - Static Timing Analysis
  - Floorplan
  - IO Placement
  - Placement
  - Clock Tree Synthesis
  - Power Grid/Power Distribution Network
  - Routing
  - GDS Streaming
  - Final Reports and Checks

S.No	Кеу	
1	VERILOG_FILES	
2	VERILOG_FILES_BLACKBOX	
3	EXTRA_LEFS	
4	EXTRA_LIBS	
5	EXTRA_GDS_FILES	
6	SYNTH_READ_BLACKBOX_LIB	
7	MACRO_PLACEMENT_CFG	

Link



<u>The methodology views the chip using the following hierarchy:</u>



The methodology views the chip using the following hierarchy:

- Chip Core
  - The hard macros
  - The rest of the design



The methodology views the chip using the following hierarchy:

- Chip Core
  - The hard macros
  - The rest of the design
- Chip IO
  - IO Pads
  - Power Pads
  - Corner Pads



The methodology views the chip using the following hierarchy:

- Chip Core
  - The hard macros
  - The rest of the design
- Chip IO
  - IO Pads
  - Power Pads
  - Corner Pads

#### The current methodology goes as follows:

- Hardening the macros
- Hardening the core
- Hardening the full chip
- Power and Signal routing (Macros and Core)



#### The methodology views the chip using the following hierarchy:

- Chip Core
  - The hard macros
  - The rest of the design
- Chip IO
  - IO Pads
  - Power Pads
  - Corner Pads

#### The current methodology goes as follows:

- Hardening the macros
- Hardening the core
- Hardening the full chip
- Power and Signal routing (Macros and Core)





#### **OpenLane Architecture**





















## Installing OpenLane

#### **Prerequisites:**

- 1. Linux is preferred. WSL to make installation easy.
- 2. Docker
- 3. Git
- 4. Python 3.6 or higher (venv and Pip)
- 5. GNU Make





#### **Screenshots of Execution flow**

# user\_project\_wrapper

mkdir -p ./user\_project\_wrapper/runs/23\_06\_22\_04\_04

rm -rf ./user\_project\_wrapper/runs/user\_project\_wrapper

ln -s \$(realpath ./user\_project\_wrapper/runs/23\_06\_22\_04\_04) ./user\_project\_wrapper/run
s/user\_project\_wrapper

docker run -it -v \$(realpath /home/user/caravel1/..):\$(realpath /home/user/caravel1/..)
 -v /home/user/caravel1/depen/pdks:/pdk -v /home/user/caravel1/caravel1/caravel:/home/user/caravel1/carav

-e MISMATCHES\_OK=1 -e CARAVEL\_ROOT=/home/user/caravel1/caravel -e OPENLANE\_RUN\_TAG=23\_ 06\_22\_04\_04 -e MCW\_ROOT=/home/user/caravel1/mgmt\_core\_wrapper -u 1000:1000 \

efabless/openlane:2023.02.23 sh -c "flow.tcl -design \$(realpath ./user\_project\_ wrapper) -save\_path \$(realpath ..) -save -tag 23\_06\_22\_04\_04 -overwrite -ignore\_mismatc hes"

OpenLane a35b64aa200c91e9eb7dde56db787d6b4c0ea12a

All rights reserved. (c) 2020-2022 Efabless Corporation and contributors.

Available under the Apache License, version 2.0. See the LICENSE file for more details.

[INF0]: Using configuration in '../home/user/caravel1/openlane/user\_project\_wrapper/con fig.tcl'...

[INFO]: PDK Root: /pdk

[INFO]: Process Design Kit: sky130A

[INFO]: Standard Cell Library: sky130 fd sc hd

[INFO]: Optimization Standard Cell Library: sky130 fd sc hd

[INF0]: Run Directory: /home/user/caravel1/openlane/user\_project\_wrapper/runs/23\_06\_22\_
04 04

```
[INFO]: Preparing LEF files for the nom corner...
```

```
[INFO]: Preparing LEF files for the min corner...
```

```
[INFO]: Preparing LEF files for the max corner...
```



[STEP 1] [INF0]: Running Synthesis (log: ../home/user/caravel1/openlane/user project wrapper/run s/23 06 22 04 04/logs/synthesis/1-synthesis.log)... [STEP 2] [INFO]: Running Single-Corner Static Timing Analysis (log: ../home/user/caravel1/openla ne/user project wrapper/runs/23 06 22 04 04/logs/synthesis/2-sta.log)... [INF0]: Creating a netlist with power/ground pins. [STEP 3] [INF0]: Running Initial Floorplanning (log: ../home/user/caravel1/openlane/user project wrapper/runs/23 06 22 04 04/logs/floorplan/3-initial fp.log)... [INF0]: Floorplanned with width 2908.58 and height 3497.92. [STEP 4] [INF0]: Running IO Placement (log: ../home/user/caravel1/openlane/user project wrapper/ runs/23 06 22 04 04/logs/floorplan/4-place io.log)... [STEP 5] [INF0]: Performing Manual Macro Placement (log: ../home/user/caravel1/openlane/user pro ject wrapper/runs/23 06 22 04 04/logs/placement/5-macro placement.log)... [STEP 6] [INF0]: Running Tap/Decap Insertion (log: ../home/user/caravel1/openlane/user project w rapper/runs/23 06 22 04 04/logs/floorplan/6-tap.log)... [INF0]: Power planning with power {vccd1 vdda1 vdda2 vccd2} and ground {vssd1 vssa1 vss a2 vssd2}... [STEP 7] [INF0]: Generating PDN (log: ../home/user/caravel1/openlane/user project wrapper/runs/2 3 06 22 04 04/logs/floorplan/7-pdn.log)... [STEP 8] [INF0]: Running Global Placement (log: ../home/user/caravel1/openlane/user project wrap per/runs/23 06 22 04 04/logs/placement/8-global.log)...



[STEP 9] [INF0]: Running Placement Resizer Design Optimizations (log: ../home/user/caravel1/open lane/user project wrapper/runs/23 06 22 04 04/logs/placement/9-resizer.log)... [STEP 10] [INF0]: Running Detailed Placement (log: ../home/user/caravel1/openlane/user project wr apper/runs/23 06 22 04 04/logs/placement/10-detailed.log)... [STEP 11] [INF0]: Running Clock Tree Synthesis (log: ../home/user/caravel1/openlane/user project wrapper/runs/23 06 22 04 04/logs/cts/11-cts.log)... [STEP 12] [INF0]: Running Placement Resizer Timing Optimizations (log: ../home/user/caravel1/open lane/user project wrapper/runs/23 06 22 04 04/logs/cts/12-resizer.log)... [STEP 13] [INFO]: Running Global Routing Resizer Timing Optimizations (log: ../home/user/caravel1 /openlane/user project wrapper/runs/23 06 22 04 04/logs/routing/13-resizer.log)... [STEP 14] [INF0]: Running Diode Insertion (log: ../home/user/caravel1/openlane/user project wrapp er/runs/23 06 22 04 04/logs/routing/14-obs.log)... [STEP 15] [INF0]: Running Detailed Placement (log: ../home/user/caravel1/openlane/user project wr apper/runs/23 06 22 04 04/logs/routing/15-diode legalization.log)... [STEP 16] [INF0]: Running Fill Insertion (log: ../home/user/caravel1/openlane/user project wrappe r/runs/23 06 22 04 04/logs/routing/16-fill.log)... [STEP 17] [INF0]: Running Global Routing (log: ../home/user/caravel1/openlane/user project wrappe r/runs/23 06 22 04 04/logs/routing/17-global.log)...



[STEP 18]

[INF0]: Writing Verilog (log: ../home/user/caravel1/openlane/user\_project\_wrapper/runs/ 23\_06\_22\_04\_04/logs/routing/17-global\_write\_netlist.log)...

[STEP 19]

[INF0]: Running Detailed Routing (log: ../home/user/caravel1/openlane/user\_project\_wrap per/runs/23\_06\_22\_04\_04/logs/routing/19-detailed.log)...

[INFO]: No DRC violations after detailed routing.

[STEP 20]

[INF0]: Checking Wire Lengths (log: ../home/user/caravel1/openlane/user\_project\_wrapper /runs/23\_06\_22\_04\_04/logs/routing/20-wire\_lengths.log)...

[STEP 21]

[INFO]: Running SPEF Extraction at the min process corner (log: ../home/user/caravel1/o penlane/user\_project\_wrapper/runs/23\_06\_22\_04\_04/logs/signoff/21-parasitics\_extraction. min.log)...

[STEP 22]

[INF0]: Running Multi-Corner Static Timing Analysis at the min process corner (log: ../ home/user/caravel1/openlane/user\_project\_wrapper/runs/23\_06\_22\_04\_04/logs/signoff/22-rc x\_mcsta.min.log)...

[STEP 23]

[INF0]: Running SPEF Extraction at the max process corner (log: ../home/user/caravel1/o
penlane/user\_project\_wrapper/runs/23\_06\_22\_04\_04/logs/signoff/23-parasitics\_extraction.
max.log)...

[STEP 24]

[INF0]: Running Multi-Corner Static Timing Analysis at the max process corner (log: ../ home/user/caravel1/openlane/user\_project\_wrapper/runs/23\_06\_22\_04\_04/logs/signoff/24-rc x\_mcsta.max.log)...



[STEP 25]

[INF0]: Running SPEF Extraction at the nom process corner (log: ../home/user/caravel1/o
penlane/user\_project\_wrapper/runs/23\_06\_22\_04\_04/logs/signoff/25-parasitics\_extraction.
nom.log)...

[STEP 26]

[INF0]: Running Multi-Corner Static Timing Analysis at the nom process corner (log: ../ home/user/caravel1/openlane/user\_project\_wrapper/runs/23\_06\_22\_04\_04/logs/signoff/26-rc x\_mcsta.nom.log)...

[STEP 27]

[INF0]: Running Single-Corner Static Timing Analysis at the nom process corner (log: .. /home/user/caravel1/openlane/user\_project\_wrapper/runs/23\_06\_22\_04\_04/logs/signoff/27-r cx\_sta.log)...

[STEP 28]

[INF0]: Creating IR Drop Report (log: ../home/user/caravel1/openlane/user\_project\_wrapp er/runs/23\_06\_22\_04\_04/logs/signoff/28-irdrop.log)...

[STEP 29]

[INFO]: Running Magic to generate various views...

[INF0]: Streaming out GDSII with Magic (log: ../home/user/caravel1/openlane/user\_projec t\_wrapper/runs/23\_06\_22\_04\_04/logs/signoff/29-gdsii.log)...

[INFO]: Generating MAGLEF views...

[STEP 30]

[INF0]: Streaming out GDSII with KLayout (log: ../home/user/caravel1/openlane/user\_proj ect\_wrapper/runs/23\_06\_22\_04\_04/logs/signoff/30-gdsii-klayout.log)...

[STEP 31]

[INF0]: Running Magic Spice Export from LEF (log: ../home/user/caravel1/openlane/user\_p roject\_wrapper/runs/23\_06\_22\_04\_04/logs/signoff/31-spice.log)...



[STEP 29] [INFO]: Running Magic to generate various views... [INFO]: Streaming out GDSII with Magic (log: ../home/user/caravel1/openlane/user projec t wrapper/runs/23 06 22 04 04/logs/signoff/29-gdsii.log)... [INFO]: Generating MAGLEF views... [STEP 30] [INFO]: Streaming out GDSII with KLayout (log: ../home/user/caravel1/openlane/user proj ect wrapper/runs/23 06 22 04 04/logs/signoff/30-gdsii-klayout.log)... [STEP 31] [INFO]: Running Magic Spice Export from LEF (log: ../home/user/caravel1/openlane/user p roject wrapper/runs/23 06 22 04 04/logs/signoff/31-spice.log)... [STEP 32] [INF0]: Writing Powered Verilog (logs: ../home/user/caravel1/openlane/user project wrap per/runs/23 06 22 04 04/logs/signoff/32-write powered def.log, ../home/user/caravel1/op enlane/user project wrapper/runs/23 06 22 04 04/logs/signoff/32-write powered verilog.l og)... [STEP 33] [INF0]: Writing Verilog (log: ../home/user/caravel1/openlane/user project wrapper/runs/ 23 06 22 04 04/logs/signoff/32-write powered verilog.log)... [STEP 34] [INF0]: Running LVS (log: ../home/user/caravel1/openlane/user project wrapper/runs/23 0 6 22 04 04/logs/signoff/34-lvs.lef.log)... [STEP 35] [INFO]: Running Magic DRC (log: ../home/user/caravel1/openlane/user project wrapper/run s/23 06 22 04 04/logs/signoff/35-drc.log)... [INFO]: Converting Magic DRC database to various tool-readable formats...



[STEP 36]

[INF0]: Running Magic DRC (log: ../home/user/caravel1/openlane/user\_project\_wrapper/run s/23 06 22 04 04/logs/signoff/36-drc.log)...

[INFO]: Converting Magic DRC database to various tool-readable formats...

[STEP 37]

[INF0]: Running OpenROAD Antenna Rule Checker (log: ../home/user/caravel1/openlane/user project wrapper/runs/23 06 22 04 04/logs/signoff/37-antenna.log)...

[INF0]: Saving current set of views in '../home/user/caravel1/openlane/user\_project\_wra
pper/runs/23\_06\_22\_04\_04/results/final'...

[INFO]: Saving current set of views in '../home/user/caravel1'...

[INFO]: Saving runtime environment...

[INFO]: Generating final set of reports...

[INF0]: Created manufacturability report at '../home/user/caravel1/openlane/user\_projec t\_wrapper/runs/23\_06\_22\_04\_04/reports/manufacturability.rpt'.

[INF0]: Created metrics report at '../home/user/caravel1/openlane/user\_project\_wrapper/ runs/23 06 22 04 04/reports/metrics.csv'.

[WARNING]: There are max slew violations in the design at the typical corner. Please re fer to '../home/user/caravel1/openlane/user\_project\_wrapper/runs/23\_06\_22\_04\_04/reports /signoff/27-rcx\_sta.slew.rpt'.

[WARNING]: There are max fanout violations in the design at the typical corner. Please refer to '../home/user/caravel1/openlane/user\_project\_wrapper/runs/23\_06\_22\_04\_04/repor ts/signoff/27-rcx\_sta.slew.rpt'.

[WARNING]: There are max capacitance violations in the design at the typical corner. Pl ease refer to '../home/user/caravel1/openlane/user\_project\_wrapper/runs/23\_06\_22\_04\_04/ reports/signoff/27-rcx\_sta.slew.rpt'.

[INFO]: There are no hold violations in the design at the typical corner.

[INFO]: There are no setup violations in the design at the typical corner.

[SUCCESS]: Flow complete.



# **Design Stages and Tools of OpenLane**

- Synthesis (yosys/abc, OpenSTA)
- Floor planning (init\_fp, ioplacer, pdngen, tapcell)
- Placement (RePlace, Resizer, OpenDP)
- CTS (TritonCTS)
- Routing (FastRoute, TritonRoute, OpenRCX)
- Tape out (Magic, KLayout)
- Signoff (Magic, KLayout, Netgen, CVC)



### **Results Directory Structure**





## KLayout view of Open eFPGA (.gds)



KLayout 0.28.2 - user_project_wrapper.lef [user_project_wrapper] ×						
<u>File E</u> dit <u>V</u> iew	<u>B</u> ookmarks <u>D</u> isplay <u>T</u> ools <u>M</u> acros <u>H</u> elp					
↓ ↓ Back Forward	Select Move Ruler (Default)					
user_project_wrapper.lef [user_project_wrapper]						
1000 µ						



## KLayout view of Open eFPGA (.lef)





## References

- https://www.google.de/
- https://github.com/FPGA-research-Manchester/FABulous
- https://github.com/The-OpenROAD-project/OpenLane
- https://github.com/nguyendao-uom/open\_eFPGA
- https://github.com/efabless/caravel\_user\_project
- https://opelane.readthedocs.io/en/latest/getting\_started/installation/index.html
- https://youtu.be/d0hPdkYg5QI
- https://www.youtube.com/live/2xF-beNHDTU?feature=share
- open Lane paper (Mohamed Shalan, Tim Edwards)





# **THANK YOU**

