

# ASIC Physical Implementation Using Openlane2

Nguyen Dao nguyen.dao@manchester.ac.uk

### **ASIC Design Flow**



# **Opensource EDA tools and PDKs**

### **Opensource tools**

- Xschem Analog/mixed signal design
- Yosys RTL synthesis
- Icarus/Iverilog + GTKWave synthesis/simulation and waveform viewer
- Openroad Physical implementation
- OpenSTA Timing/Power analysis
- Magic/Klayout Layout/DRC check
- Netgen LVS check
- CVC Circuit Validity checker

### **Opensource PDKs**

- GF180MCU (GlobalFoundries 180nm)
- Sky130 Sky90-FDSOI (Skywater 130nm 90nm)
- FreePDK45 (45nm) FreePDK15 (15nm)
- ASAP7 (Predictive 7nm Process)
- FreePDK3 (Predictive 3nm Process)

- <u>https://xschem.sourceforge.io/stefan/xschem\_man/</u> <u>xschem\_man.html</u>
- <u>https://github.com/YosysHQ/yosys</u>
- o http://iverilog.icarus.com
- <u>https://gtkwave.sourceforge.net</u>
- <u>https://github.com/The-OpenROAD-</u>
   <u>Project/OpenLane</u>
- <u>http://opencircuitdesign.com/magic/</u>
- o <u>https://www.klayout.de</u>
- o <u>https://github.com/hpretl/iic-osic-tools</u>

- o https://skywater-pdk.readthedocs.io/en/main/
- <u>https://opensource.googleblog.com/2022/07</u>
- o <u>https://eda.ncsu.edu/</u>
- o <u>https://asap.asu.edu</u>

### eFabless Caravel SoC

- Caravel SoC is composed of the harness frame, the management area and the user project area
- The management SoC is a RISC-V based SoC that includes several peripherals such as UART, GPIOs etc.
- The management SoC runs firmware that can be used to configure the IOs, control the power supply and observe/control signals to/from User project wrapper
- User project area (2.92mm x 3.52 mm) has fixed 38 GPIOs,
   128 Logic analyzer probes and Wishbone port connections to management SoC





#### 1. Synthesis

- o Yosys & Verilator RTL synthesis
- o ABC technology mapping
- o OpenSTA static timing analysis

#### 2. Floorplan and PDN

- o lnit\_fp core area planning
- o loplacer macros/los placement
- o Pdn implement power distribution network
- o Tapcell insert welltap/decap cells

#### 3. Placement

- o RePlace perform global placement
- o Resizer optimize the design
- o OpenDP perform detailed placements

#### 4. CTS

o TritionCTS - Clock Tree Synthesis

#### 5. Routing

- o FastRout/CU-GR perform global routing
- o TritonRoute perform detailed routing
- o SPEF-Extractor perform parasitic extraction

#### 6. GDSII Generation

o Magic/Klayout - stream out the final GDSII layout file



#### Hardening strategies:

- Maro-First Hardening: Harden the user macro(s) initially and incorporate them into the user project wrapper without top-level standard cells. Ideal for a smaller designs, as this approach significantly reduces Placement and Routing (OnR) and signoff time.
- 2. Full-Wrapper Flattening: Merge the user macro(s) with the user\_project\_wrapper, covering the entire wrapper area. While this method demands more time and iterations for PnR and signoff, it ultimately enhances performance, making it suitable for design requiring the full wrapper area.
- **3. Top-Level Integration:** Place the user macro(s) within the wrapper alongside standard cells at the top level. This method is typically chosen to introduce buffering at the top level, fitting scenarios where such an approach is necessary



6

Hardening strategies:

- 1. Prepare the design (RTL)
- 2. Set the flow constraints .json, timing constraints .sdc, pin placement .cfg
- 3. Run the flow

\$openlane <dir\_to\_json\_file>/config.json

4. Check the results

{

}

```
"DESIGN_NAME": "aes_wb_wrapper",
"FP PDN MULTILAYER": false,
"CLOCK_PORT": "wb_clk_i",
"CLOCK PERIOD": 25,
"VERILOG FILES": [
    "dir::../../secworks aes/src/rtl/aes.v",
    "dir::../../.secworks_aes/src/rtl/aes_core.v",
    "dir::../../secworks_aes/src/rtl/aes_decipher_block.v",
    "dir::../../secworks_aes/src/rtl/aes_encipher_block.v",
    "dir::../../.secworks_aes/src/rtl/aes_inv_sbox.v",
    "dir::../../.secworks_aes/src/rtl/aes_key_mem.v",
    "dir::../../.secworks_aes/src/rtl/aes_sbox.v",
    "dir::../../verilog/rtl/aes_wb_wrapper.v"
],
"FP_CORE_UTIL": 40
                                                config.json
```



Hardening strategies:

- 1. Prepare the design (RTL)
- 2. Set the flow constraints .json, timing constraints .sdc, pin placement .cfg
- 3. Run the flow

\$openlane <dir\_to\_json\_file>/config.json

#### 4. Check the results

E-LOSXGBE1WFV:runs x19637nd\$ ls RUN\_2024-08-08\_00-02-53/

01-verilator-lint 02-checker-linttimingconstructs 03-checker-linterrors 04-checker-lintwarnings 05-yosys-jsonheader 06-yosys-synthesis 07-checker-vosvsunmappedcells 08-checker-vosvssvnthchecks 09-checker-netlistassignstatements 10-openroad-checksdcfiles 11-openroad-checkmacroinstances 12-openroad-staprepnr 13-openroad-floorplan 14-odb-checkmacroantennaproperties 15-odb-setpowerconnections 16-odb-manualmacroplacement 17-openroad-cutrows 18-openroad-tapendcapinsertion 19-odb-addpdnobstructions 20-openroad-generatepdn

21-odb-removepdnobstructions 22-odb-addroutingobstructions 23-openroad-globalplacementskipio 24-openroad-ioplacement 25-odb-customioplacement 26-odb-applydeftemplate 27-openroad-globalplacement 28-odb-writeverilogheader 29-checker-powergridviolations 30-openroad-stamidpnr 31-openroad-repairdesignpostgpl 32-openroad-detailedplacement 33-openroad-cts 34-openroad-stamidpnr-1 35-openroad-resizertimingpostcts 36-openroad-stamidpnr-2 37-openroad-globalrouting 38-openroad-checkantennas 39-odb-diodesonports 40-openroad-repairantennas

41-openroad-stamidpnr-3 42-openroad-detailedrouting 43-odb-removeroutingobstructions 44-openroad-checkantennas-1 45-checker-trdrc 46-odb-reportdisconnectedpins 47-checker-disconnectedpins 48-odb-reportwirelength 49-checker-wirelength 50-openroad-fillinsertion 51-openroad-rcx 52-openroad-stapostpnr 53-openroad-irdropreport 54-magic-streamout 55-klayout-streamout 56-magic-writelef 57-odb-checkdesignantennaproperties 58-klayout-xor 59-checker-xor 60-magic-drc

61-klavout-drc 62-checker-magicdrc 63-checker-klavoutdrc 64-magic-spiceextraction 65-checker-illegaloverlap 66-netgen-lvs 67-checker-lvs 68-checker-setupviolations 69-checker-holdviolations 70-checker-maxslewviolations 71-checker-maxcapviolations 72-misc-reportmanufacturability error.log final flow.log resolved.json tmp warning.log

8

	KLayout 0.29.1 - spm.gds [spm]		
Back Forward Select Move Ruler (Default)			
🛿 💿 Cells 🗙	spm.gds [spm]	a Layers	
▼ spm		prBoundary.boundary - 235/4	
sky130_ef_sc_hddecap_12		pwell.drawing - 64/44	
sky130_fd_sc_hda21bo_1		pwell.pin - 122/16	
sky130_fd_sc_hd_a21o_1		pwell.label - 64/59	
sky130_td_sc_hd_a21oi_1		pwell.res - 64/13	
sky130_fd_sc_hd_and3_1		pwell.cut - 64/14	
sky130_td_sc_hd_but_1		pwelliso.pin - 44/16	
sky130_fd_sc_hd_oUt_2		nwell drawing - 64/20	
sky130_td_sc_hd_ctkbut_1		nwell net - 84/23	
sky130_td_sc_hd_clkbuf_2		nwell.pin - 64/16	
sky130_id_sc_id_cikbu1_2		nwell.label - 64/5	
sky130_fd_sc_hd_clkbuf_8		dnwell.drawing - 64/18	
sky130 fd sc hd_decap 3		vhvi.drawing - 74/21	
sky130 fd sc hd decap 4		diff.drawing - 65/20	
sky130_fd_sc_hddecap_6	· · · · · · · · · · · · · · · · · · ·	diff.res - 65/13	
sky130_fd_sc_hddecap_8		diff.cut - 65/14	
sky130_fd_sc_hddfrtp_1		diff.pin - 65/16	
sky130_fd_sc_hddlygate4sd3_1		diff.label - 65/6	
sky130_fd_sc_hddlymetal6s2s_1		diff.net - 65/23	
skv130 fd sc hd fill 1		× diff.boundary - 65/4	
Levels 0 🗘 2 🗘		diff.hv - 65/8	
🛿 💿 Libraries	·····································	tap.drawing - 65/44	
ARC		tap.pin - 65/48	
CIRCLE		tap.net - 05/41	
DONUT		tap.boundary = $05/00$	
ELLIPSE	· · · · · · · · · · · · · · · · · · ·	nsdm drawing - 94/20	
PIE		nsdm.drawing - 93/44	
ROUND_PATH	2 1 1 2 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1	poly.drawing - 66/20	
ROUND_POLYGON		poly.pin - 66/16	
STROKED_BOX	2. 通過結果的 ( 4) 法资料 法通知者 建成物的 机力力 用于 经有效规则 计 法有效意义 ( 4) 法有效意义 ( 4) 是然 目标来 43	poly.res - 66/13	
STROKED_POLYGON		poly.cut - 66/14	
IEXI		poly.gate - 66/9	
		poly.label - 66/5	
		poly.boundary - 66/4	
		Layer Toolbox	
	A Province Statement and a second statement of the second statement of the second statement is a second statement of a	Color	
		Frame color	
		Stipple	
10 LM		Animation	
		Visibility	
T (Default)		YM 16 22522 0 00000	

check the final layout gds with Klayout:

\$openlane --last-run --flow openinklayout openlane/examples/spm/config.json

9

Macro integration:

- **Hierarchical method:** saves space, but less routing layers available for the macros
- **Ring method:** Uses more space, allow any arbitrarily-nested macro to use the full routing layer stack. Useful if routing very complex macros.

#### All macros should be hardened with the following options:

- FP\_PDN\_CORE\_RING
- FP\_PDN\_HORIZONTAL\_LAYER
- FP\_PDN\_CORE\_HWIDTH
- FP\_PDN\_CORE\_VWIDTH
- FP\_PDN\_CORE\_HOFFSET
- FP\_PDN\_CORE\_VOFFSET
- FP\_PDN\_CORE\_HSPACING
- FP\_PDN\_CORE\_VSPACING



Macro integration using power straps



Macro integration using power ring

**Static Timing Analysis (STA):** the STA tool identified the design timing paths and then calculates the data's earliest and largest actual and required arrival times at every timing path endpoint.

If the data arrives after (setup checking) or before (hold checking) it is required, we have a timing violation (negative slack)

STA makes sure that a circuit will correctly perform its function (but tells nothing about the correctness of that function)





**Timing corner:** to ensure a chip can work properly under various conditions, the design must be analysed in different timing corners.

- Parasitic/Interconnect corners (capacitance, resistance)
- Transistor corners (fast, typical, slow)
- Temperature
- Voltage

#### **Common EDA files incorporate these corners:**

.spef – Parasitic/interconnect corners

- .spice interconnect and transistor corners
- .lib characteristics of a cell/macro at a full corner

Name	Process {NMOS, PMOS}	Voltage (V)	Temperature (C)	Corresponding File
"tt_025C_1v80"	{T, T}	1.8	25	sky130_fd_sc_hd_tt_025C_1v80.lib
"ss_100C_1v60"	{S, S}	1.6	100	<pre>sky130_fd_sc_hd_ss_100C_1v60.lib</pre>
"ff_n40C_1v95"	{F, F}	1.95	-40	<pre>sky130_fd_sc_hdff_n40C_1v95.lib</pre>

#### PVT: corner data stored in LIB

Name	Description	Corresponding Technology LEF	Corresponding Ruleset
"nom"	The nominal interconnect corner	<pre>sky130_fd_sc_hdnom.tlef</pre>	<pre>rules.openrcx.sky130A.nom.calibre</pre>
"min"	The minimal interconnect corner	<pre>sky130_fd_sc_hdmin.tlef</pre>	<pre>rules.openrcx.sky130A.min.calibre</pre>
"max"	The maximum interconnect corner	<pre>sky130_fd_sc_hd_max.tlef</pre>	rules.openrcx.sky130A.max.calibre

Corner data stored in TECH\_LEFS and RCX\_TULESETS

Timing closure:





Timing constraints need to be set to help the tool analyse and optimize the design. The timing constraints are defined in SDC file (.sdc) such as create\_clock, set\_input\_delay, set\_output\_delay, set\_load, set\_drive, etc.

Parameter	Use
RUN_POST_CTS_RESIZER_TIMING	Specifies whether design timing optimizations should be performed immediately after placement and CTS or not.
PL_RESIZER_SETUP_SLACK_MARGIN	Used to guide timing optimization after placement. It instructs the optimizer not to stop at zero slack and try to achieve a positive timing slack.
PL_RESIZER_HOLD_SLACK_MARGIN	Used to guide timing optimization after placement. It instructs the optimizer not to stop at zero slack and try to achieve a positive timing slack.
PL_RESIZER_HOLD_MAX_BUFFER_PCT	Maximum $\%$ of hold buffers to insert to fix hold vios. (PL/CTS)
PL_RESIZER_SETUP_MAX_BUFFER_PCT	Maximum % of hold buffers to insert to fix setup vios. (PL/CTS)
PL_RESIZER_ALLOW_SETUP_VIOS	Allow setup violations while fixing hold violations after placement and CTS.
RUN_POST_GRT_RESIZER_TIMING	Enable/disable timing optimizations after global routing. This is an experimental feature in OpenROAD and crashes may occur.
GRT_RESIZER_SETUP_SLACK_MARGIN	Used to guide timing optimization after global routing. It instructs the optimizer not to stop at zero slack and try to achieve a positive slack (the specified margin.)
GRT_RESIZER_HOLD_SLACK_MARGIN	Used to guide timing optimization after global routing. It instructs the optimizer not to stop at zero slack and try to achieve a positive slack (the specified margin.)
GRT_RESIZER_HOLD_MAX_BUFFER_PCT	Maximum % of hold buffers to insert to fix hold vios after global routing.
GRT_RESIZER_SETUP_MAX_BUFFER_PCT	Maximum % of hold buffers to insert to fix setup vios after global routing.
GRT_RESIZER_ALLOW_SETUP_VIOS	Allow setup violations while fixing hold violations after global routing.

**Design Rule Check (DRC):** 

The design layout has to be checked against rules set by chip foundries to ensure that it can be manufacturable.





#### Layout Versus Schematic (LVS):

It compares the layout GDSII or DEF/LEF, with the schematic to ensure the connectivity in both views matches.

Some common LVS errors such as:

- Short: Two or more wires that should not be connected have been and must be separated. The most problematic is power and ground shorts.
- Open: Wires or components that should be connected are left dangling or only partially connected.
- Missing components: An expected components has been left out of the layouts. Normally some parasitic/dummy components need to be added to match with the layout

Netgen.LVS is the Step run for LVS using a tool called Netgen. First the layout is converted to SPICE netlist, Next, the layout and the schematic are inputted to Netgen



Subcircuit summary: Circuit 1: pm32	Circuit 2: pm32
sky130_fd_sc_hd_tapvpwrvgnd_1 (102->1)	sky130_fd_sc_hd_tapvpwrvgnd_1 (102->1)
sky130_fd_sc_hd_decap_3 (144->1)	sky130_fd_sc_hd_decap_3 (144->1)
sky130_fd_sc_hd_inv_2 (64)	sky130_fd_sc_hd_inv_2 (64)
sky130_fd_sc_hd_nand2_1 (31)	sky130_fd_sc_hd_nand2_1 (31)
sky130_fd_sc_hd_dfrtp_1 (64)	sky130_fd_sc_hd_dfrtp_1 (64)
sky130_ef_sc_hd_decap_12 (132->1)	sky130_ef_sc_hd_decap_12 (132->1)

#### **Antenna Check:**

Long metal wire segments that are connected to a transistor gate may damage the transistor's thin gate oxide during the fabrication process due to its collection of charges from the processing environment

Chip foundries normally supply antenna rules, which set the limit of the ratio of collection area and drainage (thin oxide) area.

Antenna effect can be avoided by instructing the router to use short wire segments and to create bridges to disconnect long from transistor gates during fabrication (this is not supported by Openlane flow)

Openlane uses another approach that involves the insertion of an antenna diode (provided as a standard cell) next to the cell input pin that suffers from the antenna effect.





- 1. Create/Generate RTLs
- 2. Customize the cells (optional)
- 3. Hardening tiles (optional)
- 4. Hardening the fabric (eFPGA\_top)/User project wrapper
- 5. Caravel Integration





#### 2. Customize the cells (optional)

- 2.1. Create schematic
- 2.2. Simulation
- 2.3. Layout
- 2.4. Extract and do post-layout simulation

2.5. Export LEF/lib/GDS

VERSION 5.7 ; NOWIREEXTENSIONATPIN ON ; DIVIDERCHAR "/"; BUSBITCHARS "[]"; MACRO cus\_tg\_mux41\_buf CLASS CORE ; FOREIGN cus\_tg\_mux41\_buf; ORIGIN 0.000 0.000 SIZE 6.440 BY 2.720 SYMMETRY X Y R90 : SITE unithd ; PIN SO ANTENNAGATEAREA 0.216000 ; DIRECTION INPUT ; USE SIGNAL ; PORT LAYER met2 : RECT 1.980 1.310 2.300 1.570 ; RECT 2.035 0.800 2.245 1.310 ; RECT 1.995 0.480 2.255 0.800 : END PORT LAYER met1 ; RECT 0.145 1.550 0.375 1.700 ; RECT 1.980 1.550 2.300 1.570 ; RECT 0.145 1.410 2.300 1.550 ; RECT 1.980 1.310 2.300 1.410 ; LAYER via : RECT 2.010 1.310 2.270 1.570 ; END END SO END END cus\_tg\_mux41\_buf

#### library ("custom\_mux") { define(def\_sim\_opt,library,string);

time\_unit : "1ns"; voltage\_unit : "1N"; leakage\_power\_unit : "1nW"; current\_unit : "1mA"; pulling\_resistance\_unit : "1kohm"; capacitive\_load\_unit(1.000000000, "pf"); ... default\_comstraint\_arc\_mode : "worst"; default\_leakage\_power\_density : 0.0000000000; default\_operating\_conditions : "tt\_025C\_1v80"; operating\_conditions ("tt\_025C\_1v80") { voltage : 1.800000000; process : 1.000000000; temperature : 25.000000000; trme\_type : "balanced\_tree";

power\_lut\_template ("power\_inputs\_1") {
 variable\_1 : "input\_transition\_time";
 index\_1("1, 2, 3, 4, 5, 6, 7");
cell ("cus\_tg\_mux41\_buf") {
 leakage\_power () {
 value : 0.0137458000;
 when : "IA0&IA1&IA2&IA3&IS0&S1";
 }
}

related\_pin : "S1"; rise\_transition ("del\_1\_7\_7") {

timing\_sense : "negative\_unate"; timing\_type : "combinational";



#### 3. Hardening tiles (optional)

- Configure the flow and design constraints (config.tcl)
- Initial/Set Technology/Lib and Top design
- Set area/density
- Set clock constraints
- Set technology/custom gates mapping
- Set IO pins arrangement
- Set Timing constraints (disable timing loops)
- Set routing constraints (layers/halos)



# User config
set ::env(DESIGN\_NAME) LUT4AB

# Change if needed
set ::env(VERILOG\_FILES) [glob \$::env(DESIGN\_DIR)/src/\*.v]

# Use FP\_CORE\_UTIL to experiment the tile's size
#set ::env(FP\_CORE\_UTIL) 55

# Use FP\_SIZING to fix the tile's area
set ::env(FP\_SIZING) "absolute"
set ::env(DIE\_AREA) "0 0 223.275 223.115"; #baseline LUT4AB(223.275 223.115)

#set ::env(PL\_TARGET\_DENSITY) [ expr (\$::env(FP\_CORE\_UTIL)+5) / 100.0 ]
set ::env(PL\_TARGET\_DENSITY) 0.6

# Clock config
set ::env(CLOCK\_PERIOD) "40"
set ::env(CLOCK\_PORT) "UserCLK"
set ::env(CLOCK\_TREE\_SYNTH) 1

# Synthesis mode - should disable flattening the hierarchy that helps setting timing contraints later
# It also requires remove "-flatten" option at line 353 in scripts/yosys/synth.tcl
set ::env(SYNTH\_N0\_FLAT) 1

# DESIGN\_IS\_CORE 1 default, 0 is a macro set ::env(DESIGN\_IS\_CORE) 0 set ::env(FP\_PDN\_CORE\_RING) 0 set ::env(GLB\_RT\_MAXLAYER) 5

# Specify latch gate for mapping
set ::env(SYNTH\_LATCH\_MAP) \$::env(DESIGN\_DIR)/gate\_map.v

# Change sdc file
set ::env(BASE\_SDC\_FILE) \$::env(DESIGN\_DIR)/LUT4AB.sdc

# Change the size and arrange the IO pins
set ::env(FP\_IO\_VLENGTH) 0.8
set ::env(FP\_IO\_HLENGTH) 0.8
set ::env(FP\_IO\_HTHICKNESS\_MULT) 2
set ::env(FP\_IO\_VTHICKNESS\_MULT) 2
set ::env(FP\_IO\_MODE) 0
set ::env(FP\_PIN\_ORDER\_CFG) \$::env(DESIGN\_DIR)/pin\_order.cfg

# Adjust the floorplan
set ::env(TOP\_MARGIN\_MULT) 2
set ::env(BOTTOM\_MARGIN\_MULT) 2

# Set the power pins
set ::env(VDD\_PINS) "vccd1"
set ::env(GND\_PINS) "vssd1"

set ::env(ROUTING\_CORES) 12

#### 3. Hardening tiles - Notes

- Need to add the lib/lef of the custom cells to the sky130 tech files
- Enable latch mapping need to specify the latch used for configurations and specify the custom cells be used (gate\_map.v)
- Enable hierarchical synthesis (SYNTH\_NO\_FLAT=1) to resist changing the module name during yosys synthesis
- Set Mux4 as preferable for better density (Yosys uses Mux2 as the default)
- RTL syntax, limited support for SystemVerilog e.g., global param/inherited param (#)
- Disable combinational loops by replacing the default *base.sdc*
- IO pins placement is limited (e.g., single metal layer only)
- Clock tree synthesis is limited (cannot handle a very large number of connections)



#### 4. Hardening the User project (eFPGA\_top fabric)

- Instantiate and connect the fabric (eFPGA\_top) in User\_project\_wrapper.v
- Floorplan and Placement constraints
- · Configure the Openlane flow and the design constraints
- Hardening the User\_project\_wrapper

(Note: the power rails can be unconnected to some tiles/macros if

#### they are not in the range of PDN pitch)



```
et script dir [file dirname [file normalize [info script]]]
 source $::env(CARAVEL_ROOT)/openlane/user_project_wrapper/fixed_wrapper_cfgs.tcl
 ource s::env(CARAVEL_ROOT)/openlane/user_project_wrapper/default_wrapper_cfgs.tcl
 set ::env(DESIGN_NAME) user_project_wrapper
 set ::env(FP_PDN_ENABLE_RAILS) 1
 set ::env(GLB_RT_OBS) "met1 0 0 S::env(DIE_AREA),\
                                     met2 0 0 S::env(DIE_AREA),\
                                     met3 0 0 $::env(DIE_AREA),\
                                     met4 0 0 S::env(DIE_AREA),\
                                     met5 0 0 S::env(DIE AREA)"
 set ::env(CLOCK_PORT) "user_clock2"
 set ::env(CLOCK_NET) "inst_eFPGA_top.user_clock2"
 set ::env(CLOCK_PERIOD) "40"
 set ::env(PL OPENPHYSYN OPTIMIZATIONS) 0
 set ::env(DIODE_INSERTION_STRATEGY) 5
 set ::env(MAGIC_WRITE_FULL_LEF) 0
 set ::env(SYNTH_FLAT_TOP) 1
 set ::env(CLOCK_TREE_SYNTH)
 et ::env(DESIGN IS CORE)
 set ::env(STA REPORT POWER)
 set ::env(SYNTH_USE_PG_PINS_DEFINES) "USE_POWER_PINS"
 set ::env(VDD_NETS) {vccd1 vdda1 vdda2 vccd2}
 set ::env(GND_NETS) {vssd1 vssa1 vssa2 vssd2}
 set ::env(VDD PIN) "vccd1"
 set ::env(GND_PIN)
 set ::env(PL_TARGET_DENSITY) 0.45
 set ::env(CTS TARGET SKEW) 200
 set ::env(CTS_SINK_CLUSTERING_SIZE) 100
 set ::env(CTS SINK CLUSTERING MAX DIAMETER) 1000
 set ::env(ROUTING CORES) 12
 set ::env(GLB_RT_MAXLAYER) 5
set ::env(FP_PDN_CHECK_NODES) 0
set ::env(FP_PDN_IRDROP) 0
 set ::env(FP_TAP_HORIZONTAL_HALO) 20
 set ::env(FP_TAP_VERTICAL_HALO) 20
 set ::env(FP PDN HORIZONTAL HALO) 30
 set ::env(FP_PDN_VERTICAL_HALO) 30
 set ::env(FP_PDN_VWIDTH) 1.6
 set ::env(FP_PDN_VPITCH) 2800
 set ::env(SYNTH READ BLACKBOX LIB) 1
 set ::env(VERILOG_FILES) [glob $script_dir/../../verilog/rtl/defines.v $script_dir/../../verilog/rtl/*.v ]
 ## Internal Macros
 ### Macro Placement
set ::env(MACR0_PLACEMENT_CF6) "Sscript_dir/../../openlane/user_project_wrapper/macros/placements/macro_placement.cfg"
 ### Black-box verilog and views
 set ::env(VERILOG_FILES_BLACKBOX) [glob $script_dir/../../verilog/rtl/BB/*.v]
set ::env(EXTRA_LEFS) [glob sscript_dir/../../openlane/user_project_wrapper/macros/lef/*.lef]
set ::env(EXTRA_GDS_FILES) [glob sscript_dir/../../openlane/user_project_wrapper/macros/gds/*.gds]
 ### Macro PDN Connections
 set ::env(FP_PDN_MACR0_HOOKS) "\
         inst_eFPGA_top.Inst_eFPGA.Tile_X0Y1_W_IO vccd1 vssd1 \
        inst eFPGA top.Inst eFPGA.Tile X0Y2 W IO vccd1 vssd1 V
         inst_eFPGA_top.Inst_eFPGA.Tile_X0Y3_W_IO vccd1 vssd1 \
                                                                                                              51,1
```



https://platform.efabless.com/shuttles/MPW-7?active\_tab=summary

### **Questions?**



https://join.slack.com/t/open-source-silicon/shared\_invite/zt-1hb6gydjo-C2NCyrjGtkAwWcaaRTSbNQ