

Boosting the efficiency of RISC-V cores: Fine-grain multi-threading and custom instructions, from concepts to implementation

Riadh Ben Abdelhamid¹

¹ Postdoctoral researcher at the Novel Computing Technologies group, Heidelberg University, Germany

FPGA Ignite Summer School 2024

Outline

[General Concepts](#page-6-0)

- [BRISKI Barrel Processor](#page-15-0)
- [Adding Custom Instructions to the tool chain](#page-24-0)
- [RTL support of Custom Instructions](#page-48-0)
- [Testing it all](#page-54-0)

[Another one](#page-57-0)

Outline

¹ [Introduction](#page-2-0)

[BRISKI Barrel Processor](#page-15-0)

4 [Adding Custom Instructions to the tool chain](#page-24-0)

[RTL support of Custom Instructions](#page-48-0)

[Testing it all](#page-54-0)

[Another one](#page-57-0)

Lecture outline

What I will teach

- **Issues** facing the efficiency of FPGA softcores.
- **Fine-grain multi-threading** and how it improves the efficiency of FPGA softcores.
- Adding **custom instructions** to **riscv-gnu-toolchain** and how they can improve the efficiency of the processor.
- Adding **support for custom instructions** at the RTL level.

What you will learn

Well, That is up to you :)

RISC-V processors

Benefits of using RISC-V

- Linux of hardware (**Open Source ISA** (Instruction Set Architecture)).
- Rich and **growing ecosystem** and **user base**. \bullet
- **Modular ISA** with the possibility of using own **custom instructions**.

RISC-V on FPGAs

- Mapping on FPGAs is tricky.
- Conventional Micro-architectures are under performing.

Possible Solutions

- **Barrel Processor** architecture may yield **high compute density**.
- Context storage can be handled by on-chip memories.
- Simpler Deeper Pipeline ⇒ **Higher throughput with less logic**.

Efficiency of RISC-V softcores ?

What can we improve ?

Multiple aspects :

- Speed clock speed, throughput, peak performance, sustained performance.
- Area LUTs, BRAMs, etc. \Rightarrow compute density.
- Power Power-efficiency

How can we improve ?

- **Architecture** (ISA, memory Architecture, etc.).
- **Micro-architecture** (Efficient ISA implementation, Efficient mapping to target hardware, **deep pipelining**, etc.).
- **Tools** (Efficiently using tools like Vivado, Quartus, etc.)

Outline

² [General Concepts](#page-6-0)

- **[BRISKI Barrel Processor](#page-15-0)**
- 4 [Adding Custom Instructions to the tool chain](#page-24-0)
- **[RTL support of Custom Instructions](#page-48-0)**

[Testing it all](#page-54-0)

[Another one](#page-57-0)

Challenges of Deep Pipelining on FPGAs

To achieve a **high FMAX**, a softcore processor requires a **deep pipeline**.

Deep pipelining is a technique used to **improve throughput** by breaking down instruction execution into **smaller stages**.

However deep pipelining faces some challenges on FPGAs :

Branch Prediction Penalty

- **Deep pipelines** suffer from **branch prediction penalties**, where **pipeline stages are flushed when branches are mispredicted**.
- FPGAs have **limited resources** to spend on complex branch prediction structures, making efficient prediction challenging.

Increased Forwarding Logic

Deep pipelines require **extensive forwarding logic** to propagate data between pipeline stages. \Rightarrow **increases resource utilization** and **limits scalability** on FPGAs.

Branch Prediction Penalty and Impact on CPI

To formulate the penalty cost of a branch misprediction in terms of cycles per instruction (CPI), we need to consider the additional cycles incurred due to the misprediction.

CPI cost

The penalty cost can be expressed as :

$$
CPI_{overall} = CPI_{correct} + P(misprediction) \times P_m
$$
 (1)

For example, for the case where $\text{CPI}_{\text{correct}}=1$, where the probability of misprediction is P(misprediction)=0.2 (20% misprediction rate) and where the misprediction penalty is $P_m=5$ wasted cycles. The resulting CPI_{overall} would evaluate to :

$$
CPI_{overall} = 1 + 0.2 \times 5 = 1 + 1 = 2. \tag{2}
$$

This means that, on average, **it takes 2 clock cycles to execute each instruction**, considering both correctly predicted branches and the penalty for mispredictions, **which translates to a 100% loss in performance**.

Important Note

The higher the misprediction rate P(misprediction) and/or the Penalty P_m , the greater the impact on the overall CPI, indicating decreased performance due to branch mispredictions.

[Boosting the efficiency of RISC-V cores: Fine-grain multi-threading and custom instructions, from concepts to implementation](#page-0-0) FPGA Ignite Summer School 2024 9 / 60

Data Forwarding (Register Bypassing)

Read After Write (RAW) Hazard (Data Hazard)

This occurs when an instruction needs to read a register that a previous instruction is writing to, and the read would otherwise happen before the write completes. Without bypassing, the pipeline would need to stall until the write completes, as the needed data would not yet be available.

- \bullet Instruction 1 : ADD x3, x1, x2 \Rightarrow x3 = x1 + x2
- \bullet Instruction 2 : SUB x4, x3, x5 ; \Rightarrow x4 = x3 ⋅ x5

In this example, Instruction 2 needs the result of Instruction 1 for the SUB operation. If the processor waits until Instruction 1 writes the result to the register file before allowing Instruction 2 to proceed, this would create a pipeline stall.

Solution with Register Bypassing

Register bypassing allows the result from Instruction 1 (**which will be available at the end of the execute stage**) to be forwarded directly to the input of the execute stage of Instruction 2, **without waiting for the result to be written back to the register file.**

Why Register Bypassing is good?

Why Register Bypassing is good

- Addresses **RAW hazards** by reducing or eliminating stalls in the pipeline.
- Solves RAW hazards by providing an immediate path for data from the output of one instruction to the input of the next.
- Bypassing improves performance by allowing subsequent instructions to use the results of earlier instructions as soon as they are computed.
- Helps maintaining high instruction throughput and efficient pipeline utilization.

Why Register Bypassing is not good?

Why Register Bypassing is not good

Data forwarding requires additional hardware in the processor design. Specifically :

- **Multiplexers** : These are used to select the correct data source (either from a register or from an earlier pipeline stage) for each operand of an instruction.
- **Control Logic** : Extra control logic is needed to detect when data forwarding should occur and to control the multiplexers accordingly.

Barrel Processing (Fine-grain multi-threading)

Figure – Interleaving 16 harts in the BRISKI barrel processor. NOTE

- \bullet *N*_{Hardware Threads \geq *N*_{physical pipeline stages.}}
- A new Hart is fetched each clock cycle.
- A Hart is executed once every 16 cycles.
- By the time the same Hart is fetched again, all branches and data hazards are resolved \implies No need for branch prediction or Register forwarding \Longrightarrow Better MIPS/LUT and higher number of cores is possible

[Boosting the efficiency of RISC-V cores: Fine-grain multi-threading and custom instructions, from concepts to implementation](#page-0-0) FPGA Ignite Summer School 2024 13 / 60

Barrel processor (Fine-Grain Multi-Threading) Advantage

To increase instruction throughput, you must aim for :

- \bullet low CPI (\lt 1)
- \bullet high maximum clock speed F_{MAX}

Achieving a perfect branch prediction rate nearing 100% contributes to a better CPI. Additionally, to attain high F_{MAX} , the processor requires a deep pipeline, which typically necessitates register forwarding despite potentially constraining F_{MAX} .

Here, the **barrel processor** comes into play. **Interleaving hardware threads every clock cycle** :

- eliminates the need for branch prediction
- eliminates the need for register forwarding

This effectively allows

- deeper pipeline **without paying** increased branch and forwarding costs.
- Higher clock speed **while maintaining low CPI**

By removing the need for branch prediction and register forwarding, a barrel processor saves logic and results in a more compact implementation \implies **Higher compute density (MIPS/LUT).**

IPS as a performance metric

Instruction Per Second (IPS)

- The CPI metric is **agnostic** to the operating clock speed of a processor.
- The actual processor performance (**Instruction throughput**) can be measured by Equation [\(3\)](#page-14-0), where **Instruction Per Second (IPS)** is the actual instruction throughput, **Instruction Per Cycle (IPC)** is the inverse of CPI ($IPC = 1/CPI$) and $\mathbf{F}_{\mathbf{MAX}}$ is the maximum operating clock speed of the processor.

$$
IPS = IPC \times F_{MAX} \tag{3}
$$

Important Note

There will be **no need** for register forwarding nor branch prediction, as the pipeline goes deeper, because **when a hart (hardware thread) is re-enabled again**, all data hazards and all branches would be **already resolved**.

Outline

³ [BRISKI Barrel Processor](#page-15-0)

4 [Adding Custom Instructions to the tool chain](#page-24-0)

[RTL support of Custom Instructions](#page-48-0)

[Testing it all](#page-54-0)

[Another one](#page-57-0)

Design of BRISKI (Barrel RISC-V for Kilo-core Implementations)

NOTE

- 16 **RegisterFiles/ProgramCounters** for 16 **Hardware Threads**.
- Fewer than 800 LUTs and fewer than 1K FFs **(near 1-to-1 ratio)**.
- **650+ MHz** (elastic pipeline) =⇒ **650 MIPS** (CPI=1) =⇒ **~0.82 MIPS/LUT**

[Boosting the efficiency of RISC-V cores: Fine-grain multi-threading and custom instructions, from concepts to implementation](#page-0-0) FPGA Ignite Summer School 2024 17 / 60

FPGA Resource Layout and the Need for elasticity pipeline

Figure – 12 Columns containing BlockRAM resources (180 BRAMs/Col for a total of 2160 BRAM (2160 RAMB36 or 4320 RAMB18)).

Figure – 4 Columns containing UltraRAM resources (240 URAMs/Col for a total of 960 UltraRAMs).

Figure – 19 Columns containing DSP resources (360 DSPs/-

Design of BRISKI (Barrel RISC-V for Kilo-core Implementations)

NOTE

- One BRAM for **Data / Instructions**.
- One BRAM for **16 register files**.
- Memory Mapped Interface to translate between **load/store** and **control signals**.

Figure – BRISKI CoreTop Interface wrapper.

Design of BRISKI (Barrel RISC-V for Kilo-core Implementations)

Figure – Register File implementation using two RAMB18 primitives.

NOTE

- **16 register files (2 RAMB18 in SDP mode)**.
- RAMB18 instances with 512 by 32-bit space **fully utilized**.

[Boosting the efficiency of RISC-V cores: Fine-grain multi-threading and custom instructions, from concepts to implementation](#page-0-0) FPGA Ignite Summer School 2024 20 / 60

Compute density

Why Compute density matters

- Compute density : Million of Instruction Per Second Per LUT (MIPS/LUT) ratio
- The short sight goal is to increase MIPS and reduce LUTs =⇒ Improve **Local compute density**.
- The long sight goal is to be able to flood a single FPGA with hundreds of cores without compromising MIPS. =⇒ Improve **Global compute density**.
- The end result would deliver 100s of GIPS on a single FPGA chip.

$$
(MIPS/LUT)_{FPGA} = (MIPS/LUT)_{CORE} \times \#CORES
$$
 (4)

In simpler terms, **increasing** Compute density means : More LUTs =⇒ **Increasingly** More MIPS.

State of the art softcore implementations :

* The work [3] reports that Multiply-shift and load/store byte-align sign-extension logic are implemented but shared by core pairs in a cluster.

** The work [3] reports a BRAM utilization of 4 to 8 in a cluster of 8 cores which leads to 0.5 to 1 BRAM for a single core.

[1] S. Mashimo, A. Fujita, R. Matsuo, S. Akaki, A. Fukuda, T. Koizumi, J. Kadomoto, H. Irie, M. Goshima, K. Inoue, and R. Shioya, "An open source fpga-optimized out-of-order risc-v soft processor," in 2019 International Conference on Field-Programmable Technology (ICFPT), 2019, pp. 63–71

[2] O. Kindgren. bit-serial risc-v. [Online] https ://github.com/ olofk/serv

[3] J. Gray. (2017) GRVI Phalanx : A Massively Parallel RISC- V FPGA Accelerator Framework A 1680-core, 26 MB Parallel Processor Overlay for Xilinx UltraScale+ VU9P. [Online] : https ://carrv.github.io/2017/papers/gray-phalanx-carrv2017.pdf

[4] https://github.com/riadhbenabdelhamid/BRISKI

BRISKI enables single-FPGA Kilo Core designs

BRISKI* Barrel Processor Core

- **BRISKI** implements full **RV32I** user mode + atomic extension subset **(LR.W/SC.W)** + **CSRRS**).
- **650+ MHz** on a **VU9P** FPGA.
- **Fewer than 800 LUTs** in most implementations (**Fewer than 700 LUTs** with area optimized directive on a VU9P).
- Current implementation interleaves **16 Hardware Threads**.
- **> 0.8 MIPS/LUT**

[*] **https ://github.com/riadhbenabdelhamid/BRISKI**.

SPARKLE (Scalable Parallel Architecture for RISC-V Kernel-Level Execution)

Figure – SPARKLE floorplan on a VU9P FPGA.

Figure – SPARKLE's Fully placed and routed design, on a VU9P FPGA, with 1,024 BRISKI cores (16,384 Hardware Threads) @400 MHz.

SPARKLE** : 1,024 BRISKI cores @ 400 MHz on a VU9P

- **SPARKLE** is a **scalable** many-core architecture (**scales up and down**).
- Currently running **on a VU9P** with **1,024 BRISKI cores @400MHz and delivering 400 RV32I GIPS**. \bullet
- This implementation uses around **800K LUTs**, **2085 BRAMs**, **60 URAMs** and **1,150K FFs**.
- > **0.5 MIPS/LUT**

[] Riadh Ben Abdelhamid,Vladislav Valek, and Dirk Koch. SPARKLE : A 1024-Core/16,384-Thread single FPGA many-core RISC-V barrel processor Overlay. ASAP 2024.**

[Boosting the efficiency of RISC-V cores: Fine-grain multi-threading and custom instructions, from concepts to implementation](#page-0-0) FPGA Ignite Summer School 2024 24 / 60

Outline

[BRISKI Barrel Processor](#page-15-0)

4 [Adding Custom Instructions to the tool chain](#page-24-0)

[RTL support of Custom Instructions](#page-48-0)

[Testing it all](#page-54-0)

[Another one](#page-57-0)

PreLab preparation

(Optional) A recommended read

This is a nice guide to add custom instructions, however some of the contents are outdated : **https ://pcotret.gitlab.io/riscv-custom/sw_toolchain.html**

Set Up the Tools

- The provided Virtual Machine comes with **verilator** and **riscv-gnu-toolchain** pre-installed.
- If you do not prefer to use or can not use the VM, make sure to have these tools downloaded and installed.

Clone the BRISKI core repo and switch to FPGAIgnite24 branch

- git clone **https ://github.com/riadhbenabdelhamid/BRISKI.git**
- **e** cd BRISKI
- **git switch FPGAIgnite24**

BRISKI Repo structure

Figure – Structure of the BRISKI github repo.

Convert lower cases to upper cases with fine-grain multi-threading

Open the file **../BRISKI/software/assembly/lower_upper_byte.s**

Listing – Data section

Convert lower cases to upper cases with fine-grain multi-threading

Listing – Text section : Initialization

```
1 .section .text<br>2 .globl start
      2 .globl _start
3
 \begin{array}{c|c} 4 & \text{start:} \\ 5 & 11 \end{array}5 li t0, 32 # Length of the ASCII array (32 characters)
 6 la t1, hart0_data # Load address of hart0 data<br>7 la t2, shared counter # Load address of shared
         la t2, shared counter # Load address of shared counter
8
          # Determine hart id (for simplicity, using a fixed base register)
10 csrr a0, mhartid # Read the hart ID
11 slli a0, a0, 5 # Each hart's data starts 32 bytes apart
12 add t1, t1, a0 # Calculate start of this hart's data section
```


Understanding ASCII characters

Figure – Example encoding of ASCII characters.

11. https ://www.ascii-code.net/

[Boosting the efficiency of RISC-V cores: Fine-grain multi-threading and custom instructions, from concepts to implementation](#page-0-0) FPGA Ignite Summer School 2024 30 / 60

Convert lower cases to upper cases with fine-grain multi-threading

Listing – Text section : Convert loop

Convert lower cases to upper cases with fine-grain multi-threading

Listing – Text section : Barrier and Termination

```
1 # Barrier Synchronization<br>2 finish:
     finich.
 3 li t6, 16 # Total number of harts
 4 li t3, 1 # Atomic increment value
 \begin{array}{c|c}\n5 & \text{barrier:} \\
6 & \text{lr.w}\n\end{array}6 \vert 1r.w t4, 0(t2) # Load current counter value
 7 add t4, t4, t3 # Increment counter<br>8 sc.w t5, t4, 0(t2) # Store conditi
         sc.w t5, t4, 0(t2) # Store conditionally
9 bnez t5, barrier # Retry if SC failed
10 exit barrier:
11 \vert 1w t4, 0(t2) # Total number of harts
12 bne t4, t6, exit barrier # Wait until all harts have reached this point
13
14 \parallel # Termination
         ecall # End program (simulated halt for each hart)
```


Using a custom instruction in the convert loop

Open the file **../BRISKI/software/assembly/lower_upper_byte_custom.s**

Listing – Text section : Convert loop with custom instruction

```
1 # Character Conversion Loop<br>2 convert loop:
     convert_loop:
 \begin{array}{c|c}\n 3 & \text{lb a1, } 0(t1) \text{ # Load character from array} \\
 4 & \text{#heavy a1, finish # End of string (null of) }\n \end{array}4 #beqz a1, finish # End of string (null character), exit loop
 5 #li a2, 'a' # Load 'a'
 6 #li a3, 'z' # Load 'z'
7 #blt a1, a2, next_char # If char < 'a', not a lowercase letter
         #bgt a1, a3, next char # If char > 'z', not a lowercase letter
\alpha10 | # Convert to uppercase
11 #li a4, 32 # ASCII difference between upper and lower case
12 #sub a1, a1, a4 # Convert to uppercase
13 | lotoupcase a1, a1, x0 \# Custom instruction: a1 = lotoupcase(a1)
14 sb a1, 0(t1) # Store back converted character
15
16 next_char:
17 addi t1, t1, 1 # Move to next character
18 addi t0, t0, -1 # Decrease character count
19 bnez t0, convert_loop # Continue loop if more characters
```


Linker Description Script (.lds file)

Listing – Defining Memory layout for text and data (lower_upper_byte_custom.lds)

```
1 /* Define memory regions */<br>2 MEMORY
      MEMORY
 3 {
 4 /* Define RAM and ROM memory regions with specific addresses and sizes */<br>5 RAM (rwx) : ORIGIN = 0x00000200. LENGTH = 3072
 5 RAM (rwx) : ORIGIN = 0x00000200, LENGTH = 3072<br>6 ROM (rx) : ORIGIN = 0x00000000, LENGTH = 1024
          ROM (ry) : ORIGHT = Ox00000000, LENGTH = 1024
 7 }
 8
      /* Define the sections and their placement */10 SECTIONS
\begin{array}{c} 11 \\ 12 \end{array} {
          12 /* Place the .text section in ROM */
13 .text : {
14 \ast (.text) /* All .text sections from input files \ast/<br>15 \astF > ROM16
17 /* Place the .data section in RAM */
18 .data : {
19 \qquad * (.data) /* All .data sections from input files */<br>20 \qquad > RAM
          \rightarrowRAM
21
22 /* Additional sections can be added here */
23 }
```


Makefile commands to generate executable instructions (.inst file)

Custom path of your configured toolchain

- Open **BRISKI/software/Makefile**
- Update USR_BIN to where your custom install path for the riscy-gnu-toolchain (**\$(HOME)/summer_school/riscv-custom/newlib/bin**)

Listing – Makefile commands to generate executable instructions (.inst file)

```
1 PROG?=lower_upper_byte
2 RUN_DIR?=runs
3 #USR_BIN?=/usr/bin
4 USR_BIN?=/home/riadh/tools/riscv-newlib-installpath/bin
\frac{5}{6}6 hex_gen: clean compile_link objdump_elf
7 python3 hexgen.py RUN DIR)/$(PROG) .asm $(RUN DIR)/$(PROG) .inst8
9 compile link:
10 mkdir -p $(RUN DIR)
11 cd $(RUN_DIR) && $(USR_BIN)/riscv64-unknown-elf-gcc -march=rv32iazicsr -mabi=ilp32 -ffreestanding -nostdlib
                 -o $(PROG).elf -T ../assembly/$(PROG).lds ../assembly/$(PROG).s
12
13 objdump_elf: compile_link
14 cd $(RUN_DIR) && $(USR_BIN)/riscv64-unknown-elf-obidump -mriscv:rv32 -d -j .text -s -j .data $(PROG).elf > $
                 (PROG).asm
```


Cloning and configuring the riscv-gnu-toolchain

Important Note

Skip this if you are using the provided Virtual Machine !

Listing – Pre-requisite packages

sudo apt-get install autoconf automake autotools-dev curl python3 libmpc-dev libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf libtool patchutils bc zlib1g-dev libexpat-dev device-tree-compiler

Listing – Cloning the riscv-gnu-toolchain

1 git clone --recurse-submodules https://github.com/riscv/riscv-gnu-toolchain.git

Cloning and configuring the riscv-gnu-toolchain

Skip this if you are using the provided Virtual Machine ! (prefix has already been configured to **/home/user/summer_school/riscv-custom/newlib**)

Listing – the toolchain is assumed to be built in /opt/riscv_custom :

 $\begin{array}{c|c} 1 & \text{cd} \end{array}$ cd riscv-gnu-toolchain

2 ./configure --prefix=/home/user/summer_school/riscv-custom/newlib

 3 make $-j$ \$ (nproc)

Listing – Check the cross-compiler version

1 /home/user/summer_school/riscv-custom/newlib/bin/riscv64-unknown-elf-gcc --version

Listing – The riscv-opcodes directory should contain all opcodes

git clone https://github.com/riscv/riscv-opcodes

Understanding RISC-V base instruction formats

Figure 2.2: RISC-V base instruction formats. Each immediate subfield is labeled with the bit position $(\text{imm}[x])$ in the immediate value being produced, rather than the bit position within the instruction's immediate field as is usually done.

2

[Boosting the efficiency of RISC-V cores: Fine-grain multi-threading and custom instructions, from concepts to implementation](#page-0-0) FPGA Ignite Summer School 2024 38 / 60

^{2.} https ://riscv.org/wp-content/uploads/2019/12/riscv-spec-20191213.pdf

Understanding RISC-V base instruction formats

Figure 2.3: RISC-V base instruction formats showing immediate variants.

3

[Boosting the efficiency of RISC-V cores: Fine-grain multi-threading and custom instructions, from concepts to implementation](#page-0-0) FPGA Ignite Summer School 2024 39 / 60

^{3.} https ://riscv.org/wp-content/uploads/2019/12/riscv-spec-20191213.pdf

Understanding RISC-V custom instruction encoding

Table 24.1: RISC-V base opcode map, $inst[1:0]=11$

[Boosting the efficiency of RISC-V cores: Fine-grain multi-threading and custom instructions, from concepts to implementation](#page-0-0) FPGA Ignite Summer School 2024 40 / 60

⁴

^{4.} https ://riscv.org/wp-content/uploads/2019/12/riscv-spec-20191213.pdf

Listing – Some of the opcodes in /home/user/summer_school/riscv-custom/riscv_opcodes/rv_i :

We will follow the example of add opcode with 3 operands (rd, rs1 and rs2) :

Listing – Adding a custom instruction in /home/user/summer_school/riscv-custom/riscv_opcodes/rv_i :

#custom 0

lotoupcase rd rs1 rs2 31..25=1 14..12=0 6..2=2 1..0=3

We have to generate MASK and MATCH for the custom instruction

Listing – the opcodes in riscv_opcodes/rv_i :

1 make

This will generate /home/user/summer_school/riscv-custom/riscv_opcodes/encoding.out.h Check that file for :

Listing – from /home/user/summer_school/riscv-custom/riscv_opcodes/encoding.out.h :

- #define MATCH_LOTOUPCASE 0x200000b
- 2 #define MASK_LOTOUPCASE 0xfe00707f

MASK

- Bits set to 1 in the MASK indicate positions that are significant and should be matched exactly, while bits set to 0 indicate positions that can vary.
- For example, consider an instruction with a 32-bit encoding. A MASK might look like 0xFFFFF000, which means that the first 20 bits (from the left) of the instruction are significant for the purpose of matching. The last 12 bits can vary without affecting the recognition of the instruction.

MATCH

- When decoding an instruction, the relevant bits (as indicated by the MASK) are extracted from the instruction, and if they match the bits specified by the MATCH value, the instruction is recognized as a specific operation.
- For example, if an instruction's encoding is to be matched against a specific operation, the combination of the MASK and MATCH will be used to identify whether the instruction corresponds to that operation.

How the cross compiler recognizes that an instruction is matched ?

When an instruction is encountered, its relevant bits (as filtered by the MASK) are compared with the MATCH value. If (instruction & MASK) == MATCH, then the instruction is recognized as the specific custom instruction.

Let's Modify the binutils files : **/home/user/summer_school/riscv-custom/riscv-gnu-toolchain/binutils/include/opcode/riscv-opc.h** should be updated to add : (The + sign is indicating added lines and should not be added in your file)

Listing – adding the instruction to the riscv-opc.h

The related C source file (**/home/user/summer_school/riscv-custom/riscv-gnu-toolchain/binutils/opcodes/riscv-opc.c**) needs to be updated too : (The + sign is indicating added lines and should not be added in your file)

Listing – adding the instruction to the riscv-opc.c (under riscv-opcodes struct)

name, xlen, isa, operands, match, mask, match_func, pinfo. */ 2 + {"lotoupcase", 0, INSN_CLASS_I, "d,s,t", MATCH_LOTOUPCASE, MASK_LOTOUPCASE, match_opcode, 0 },

Implementing the custom instruction in the cross-compiler

Listing – rerun make

2 cd /home/user/summer_school/riscv-custom/riscv-gnu-toolchain
3 make clean

 3 make clean

1

 $make -j$(nproc)$

If you assigned 'nproc=4' processors to your VM, you can set : **make -j 4**

This will take a while, Grab a coffe !

Checking the custom instruction using the updated cross-compiler

Listing – Sample test

```
1 //Use this sample code to test your custom instruction:<br>2 #include <stdio.h>
 2 \left| \begin{array}{c} \text{#include } \leq \text{stdio.h} \\ \text{int main()} \end{array} \right|int main(){
 \begin{array}{c|c}\n4 & \text{int } a, b, c; \\
5 & a = 'a':\n\end{array}5 a = 'a';<br>6 b = 0;
 \begin{array}{c|c}\n6 & b = 0; \\
7 & \text{asm } \text{vo}\n\end{array}7 asm volatile<br>8 (
  8 (
 9 | "lotoupcase %[z], %[x], %[y]\n\t"
10 : [z] " = r" (c)11 : \lceil x \rceil "r" (a), \lceil y \rceil "r" (b)
12 );
13 return 0:
14 }
```
Listing – compile using the newly added custom instruction

```
1 /home/user/summer_school/riscv-custom/newlib/bin/riscv64-unknown-elf-gcc prog.c -o prog
   file prog
```
Congratulations ! ! ! you just compiled a program using your first **custom instruction**!

[Boosting the efficiency of RISC-V cores: Fine-grain multi-threading and custom instructions, from concepts to implementation](#page-0-0) FPGA Ignite Summer School 2024 47 / 60

Hands-on Lab

Add another custom instruction and recompile the toolchain

Replay the previous steps to implement a custom instruction that **performs the opposite computation** : Converting ASCII characters **from Upper to lower case**.

Recompiling the toolchain will take some 30 mins depending on your machines.

Lets launch the recompilation before the coffee break !

Files that you will use/modify

- ../riscv-custom/riscv_opcodes/rv_i
- ../riscv-custom/riscv-opcodes/encoding.out.h
- ../riscv-custom/riscv-gnu-toolchain/binutils/include/opcode/riscv-opc.h \bullet
- ../riscv-custom/riscv-gnu-toolchain/binutils/opcodes/riscv-opc.c

Outline

[BRISKI Barrel Processor](#page-15-0)

[Adding Custom Instructions to the tool chain](#page-24-0)

5 [RTL support of Custom Instructions](#page-48-0)

[Testing it all](#page-54-0)

[Another one](#page-57-0)

Remember BRISKI ? (Barrel RISC-V for Kilo-core Implementations)

Figure – BRISKI Barrel Processor Architecture.

RTL modules to be updated

- (**control_unit.sv**) and (**alu_control.sv**) and (**alu.sv**)
- **and do not forget riscv-pkg.sv where all parameters reside**.

[Boosting the efficiency of RISC-V cores: Fine-grain multi-threading and custom instructions, from concepts to implementation](#page-0-0) FPGA Ignite Summer School 2024 50 / 60

Modifying riscv-pkg.sv

Listing – riscv_pkg.sv

Modifying control unit.sv

Listing – control_unit.sv

```
1
2 \begin{array}{|l|l|} \hline \end{array} // custom-0-type instructions<br>3 \begin{array}{|l|} \hline \end{array} 7'b0001011: begin
3 7'b0001011: begin<br>4 0 WBSel = 2'b01;
                o_WBSel = 2'b01; //we need to select the output from the ALU.
5 o\_regWE = 1'b1; // We need to enable writes to register file <br>0 ALUctrl = 3'b100: // we need to select the desired custom in6 o_ALUctrl = 3'b100; //we need to select the desired custom instruction on the alu_control decoder.
              7 end
```


Modifying alu control.sv


```
1
 \begin{array}{c|c} 2 & 3 \text{ b}100: // \text{custom} -0 \\ 3 & \text{case} \text{ (i funct3)} \end{array}case (i_funct3)
 4 3'b000:
 \begin{array}{c|c}\n5 & \text{case (i\_funct7)} \\
6 & 7\ \text{b}00000\n\end{array}6 7'b0000001: o_ALUOp \leq LOTOUPC_OP; // lotoupcase<br>7 default: o ALUOp \leq '0:
                           default: o_ALU0p \leq 0;8 endcase<br>9 default
9 default: o_ALUOp <= '0; // Undefined operation<br>10 endcase
               endcase
11 default: o_ALUOp <= '0; // Undefined operation
```


Modifying alu.sv

Listing – alu.sv

```
1 logic [DWIDTH-1:0] o_result_lotoupc;
 2
 3 always_comb begin
 \begin{array}{c|c} 4 & \text{shamt} = i\_op2[4:0]; \\ 5 & \text{end} \end{array}5 end
 6\nalways_comb begin
 8 o_result_add = (i_aluop == ADD_OP) ? i_op1 + i_op2 : 0;<br>9 o_result sub = (i_aluop == SUB_OP) ? i_op1 - i_op2 : 0;
         o\_result\_sub = (i\_allow == SUB\_OP) ? i\_op1 - i\_op2 : 0;10 \vert o_result_sll = (i_aluop == SLL_OP) ? i_op1 << shamt : 0;
11 | o\_result\_xor = (i\_allow == XOR\_OP) ? i\_op1 \cap i\_op2 : 0;12 o result or = (i aluop == OR OP) ? i op1 | i op2 : 0;
13 o_result_and = (i_aluop == AND_OP) ? i_op1 & i_op2 : 0;
14 o<sub>result_pass</sub> = (i<sub>aluop</sub> == PASS_OP) ? i<sub>-</sub>op2 : 0;
15 | o_result_srl_sra = (i_aluop == SRL_OP || i_aluop == SRA_OP) ? temp : 0;
16 o\_result\_lotoupc = (i\_allow == LOTOUPC\_OP)? (((i\_opt < 97) || (i\_opt > 122))? i\_opt : i\_opt-32) : 0;
        17 end
18
19 always_ff @(posedge clk) begin
20 o_result \leq o_result_add ^ o_result_sub ^ o_result_sll ^ o_result_xor ^ o_result_srl_sra ^ o_result_or ^
                o_result_and ^ o_result_pass ^ o_result_lotoupc;
21 end
```


Outline

[BRISKI Barrel Processor](#page-15-0)

4 [Adding Custom Instructions to the tool chain](#page-24-0)

[RTL support of Custom Instructions](#page-48-0)

⁶ [Testing it all](#page-54-0)

[Another one](#page-57-0)

Adding the custom instruction to the software simulator for testing

Listing – Where to add a custom instruction in the BRISKI software simulator.

Adding the custom instruction to the software simulator for testing

Listing – running the automated check

How it is checked ?

- If everything is correctly compiled, the last command should generate a memory dump of the rtl design by using verilator (rtl_memory.txt) and another memory dump of the software simulator memory $($./simulation_model/memory.txt) after g++ compilation.
- A simple diff command is called to compare both memory dumps.
- If everything is matching you will get an OK, otherwise, it will display a failing message.
- If it fails, try vimdiff to check which memory addresses differs. This can give you hints to debug. **GOOD LUCK !**
- If it succeeds, you succeeded in adding your first custom instruction. **CONGRATULATIONS !**

Outline

[BRISKI Barrel Processor](#page-15-0)

4 [Adding Custom Instructions to the tool chain](#page-24-0)

[RTL support of Custom Instructions](#page-48-0)

[Testing it all](#page-54-0)

⁷ [Another one](#page-57-0)

Advanced follow-up Lab

A more challenging example

Take this challenge if :

- Adding a custom instruction was **a piece of cake for you**.
- You crave challenges and enjoy struggles in your life.

Your next task would be to add a more efficient custom instruction. This instruction allows you to :

- Select either upper-to-lower or lower-to-upper-case. You can use the second register rs2, to specify the desired behavior.
- Convert up to four bytes, in one go. You can use the second register rs2, to specify how many bytes to convert from your provided word aligned address in rs1.

Happy Hacking !

Thank you for your attention !