

Free and Open Source Silicon is here to stay!

Philipp Wagner FPGA Ignite Summer School August 5, 2024

# What's your crazy idea?



Ω1	E Untitled-1 ×							
_	1 Sele	ect a language, or fill	with template, or open	a different editor t	o get started.			
ρ	Star	t typing to dismiss or	don't show this again.					
9_9								
8								
da								
⊑ø								
ß								
<u>ن</u>								
<b>6</b> 7								
G.)								
8								3
£63								
× \$		0				Ln 1, Col 1 Spa	ces: 2 UTF-8 LF Plain Text	≪ Prettier Formati

#### **Our agenda**

- How open source can help your crazy idea come true.
- How to do open source right.
- How the FOSSi Foundation can help.



#### **About Philipp**









philipp@fossi-foundation.org

@imphil on GitHub@MrImphil on Twitter



#### **Defining Free and Open Source: The four fundamental freedoms**

- The freedom to **run** the program as you wish, **for any purpose**.
- The freedom to **study** how the program works, and **change** it so it does your computing as you wish.
- The freedom to **redistribute** copies so you can help your neighbor.
- The freedom to **distribute copies of your modified versions** to others.

Free and Open Source licenses add color and legalese to these freedoms.



Interior view - Portland Art Museum - Portland, Oregon, USA., CC0



## Building blocks

### Frontend



FPGA Ignite 2024



"Programming languages"

**High-Level Synthesis (HLS)** 

**High-Level Languages** 

SystemVerilog and VHDL

"All the other stuff"

**Test Frameworks** 

**Build tools** 

**Developer productivity** 

Netlist

Simulators



#### **Hardware description**

- (System)Verilog
- VHDL
- BlueSpec (Verilog/Haskell)
- Python-based
  - Migen
  - Amaranth HDL
  - o MyHDL

- Based on functional programming languages
  - Spinal-HDL (Scala)
  - Chisel (Scala)
  - Clash (Haskell)
- CIRCT: LLVM



#### **Reuse and integrate**

- LiteX
- GitHub
- (OpenCores)
- ...



#### What can we do with a logic design?

- Verify it
- Document it
- Make it look pretty
- Simulate it
- Run it on an FPGA











#### NVC



#### **Verification frameworks**



### SymbiYosys







#### **Build and run**

- FuseSoC and Edalize
- VUnit
- bazel\_rules\_hdl
- HDLMake
- ...



#### **Developer productivity**

- Verible: lint, formatter, code indexer, language server, and more
  - Formatting based mostly on the lowRISC SV Style Guide
- Verilator lint
- VHDL Style Guide (VSG)
- ...



#### **Verilator lint**

%Warning-WIDTH: ../src/lowrisc\_ip\_alert\_handler\_component\_0.1/rtl/alert\_handler\_ping\_timer.sv:131:58: Operator GTE expects 32 bits on the LHS, but LHS's SEL generates 7 bits.

%Warning-WIDTH: ../src/lowrisc\_ip\_alert\_handler\_component\_0.1/rtl/alert\_handler\_ping\_timer.sv:132:57: Operator SUB expects 32 bits on the LHS, but LHS's SEL generates 7 bits.

%Warning-WIDTH: ../src/lowrisc\_ip\_alert\_handler\_component\_0.1/rtl/alert\_handler\_ping\_timer.sv:131:70: Operator COND expects 32 bits on the Conditional False, but Conditional False's SEL generates 7 bits.

%Warning-WIDTH: ../src/lowrisc\_ip\_alert\_handler\_component\_0.1/rtl/alert\_handler\_ping\_timer.sv:131:23: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.



#### **Automate reviews with Verible lint**



Screenshot from https://github.com/lowRISC/opentitan/pull/17195



#### **Automate reviews with Verible lint**

hw/1p	/otbn/r	:l/otbn_core.sv Outdated	🕂 Hide resolved
		00 -878,7 +889,14 00	
878	889		
879	890	··//·Advance·URND·either·when·the·start_stop_control·commands·it·or·wh	en temporary secure wipe
880	891	··//·are·requested.	
881		assign urnd_advance = urnd_advance_start_stop_control   req_sec_wipe	_urnd_keys_q;
	892	if (!SecMuteUrnd) begin	
•	github-a	tions bot 3 days ago	
1	All gener	ate block statements must have a label [Style: generate-statements] [generate-	label]

Screenshot from https://github.com/lowRISC/opentitan/pull/17195





- The frontend is doing great.
- If we could only avoid re-inventing Verilog parsing.



## Building blocks

### FPGA



FPGA Ignite 2024

#### **Run it on an FPGA**

#### F4FPGA (formerly SymbiFlow)

	Project Icestorm	Project Trellis	Project X-Ray	QuickLogic Database
Basic Tiles:	~	~	~	~
- Logic	~	~	~	<ul> <li></li> </ul>
- Block RAM	~	~	⊀×	~
Advanced Tiles:	~	>	×	~
- DSP	~	~	×	<ul> <li></li> </ul>
- Hard Blocks	~	~	×	~
- Clock Tiles	~	~	~	~
- IO Tiles	~	~	~	~
Routing:	~	~	~	~
- Logic	~	~	~	~
- Clock	~	~	~	~











te 2024 24

## Building blocks

### Backend



FPGA Ignite 2024









## Building blocks

The Process Design Kit (PDK)



FPGA Ignite 2024

🗏 🕒 YouTube 🗉



Suchen



Screenshot from https://www.youtube.com/watch?v=EczW2IWdnOM

Q





# Get most out of open source





#### **Open participation: your rewards**

#### • Attract contributors

• Code, docs, bug reports, testing, ports

#### Attract users

- Project activity is a major (perceived) quality indicator
- Accessible and transparent "support channels" are important
  - Help your business or group at university
  - If everyone can join easily, new hires or PhD candidates can as well.
  - Peer-to-peer help



#### **Open participation**

## assign open\_participation = (internal\_dev == outside\_contributor);



#### How do we get there?

Open **Participation** 

**Open Source** 

+ Open communication

- + Build and test infrastructure
  - + Tool access (reproducibility)
    - + Documentation (design, process)
      - + Clear licensing

All code, tests, scripts



# The FOSSi Foundation



#### **About FOSSi Foundation**

The FOSSi Foundation exists to promote and protect the open source silicon chip movement. It actively encourages the community's growth and is helping to maintain the open spirit of the movement, through events, educational programmes and working groups. With an international membership of experts from academia and industry, it supports new open source initiatives and collaborations – offering free advice to governments and policy makers, corporations, academics and hobbyists. As a not-for profit organisation, the foundation is independent of any commercial interests and acts as a steward in support of open source projects which broadly benefit the open source silicon community. FOSSi is an acronym for Free and Open Source Silicon.



#### **Join the community!**



By Andrzej Otrębski, CC BY-SA 3.0

ORConf 2024



#### September 13 - 15, 2024 Goteborg, Sweden

https://fossi-foundation.org/orconf/2024



# **"There's an end to scaling.**

# But there's no end to creativity."





Robert H. Dennard

#### There's no end to creativity

- Unpredictable innovation.
- Simpler, more accessible, better tools.
- Democratized access! (part of it: cost)
- Revolutionize learning!



An atmosphere of excitement and anticipation pervades this field. Workers from many backgrounds, computer scientists, electrical engineers, and physicists, are collaborating on a common problem area which has not yet become classical. The territory is vast, and largely unexplored. The rewards are great for those who simply press forward.

C. Mead and L. Conway, Introduction to VLSI systems. Addison-Wesley Reading, MA, 1978.





Free and Open Source Silicon is a reality today.

**Join the fun!**