
## FPGA Ignite 2024

**Cocotb Primer** 

#### Marc-André Tétrault, Eng., PhD.



Institut interdisciplinaire d'innovation technologique UDS 6/08/2024



**3!T** 








#### Distributed digital design for medical imaging

Lecomte et al


Fontaine, Lecomte et al LabPET Pratte, Charlebois et al 3D dSiPM



**Sherbrooke Prototype** 



4




#### **Recent project/collaborations**

Postdoc UHR/SAVANT Brain scanners Lecomte, El Fakhri, Fontaine et al



6 ONDI OPERSIS 5 Current ToF CT Bérubé-Lauzière, Corbeil Therrien, Tétrault, Fontaine et al



J.Rossignol et al. Time-of-Flight Computed Tomography: Proof of Principle and Challenges



#### <u>Coroutine cosimulation testbench</u>


Uses Python instead of HDL/tailored language

- Python widely used by students and scientists
- Access to Python packages
- Object Oriented Programming support
- Open Source



#### **Cocotb – Link with simulator**

- Simulator compiles HDL
- Flow control is swapped between simulator and Python code.



From https://indico.cern.ch/event/776422/



# Supported simulators <u>Commercial</u> Open-source

Incisive/Xcellium Questa/Modelsim VCS

Verilator GHDL Icarus Verilog

. . .

More at https://en.wikipedia.org/wiki/List\_of\_HDL\_simulators



# Opensource vs commercial simulators Commercial Open-source

Mixed langage Advanced features (SVA) Waveform viewer Single language Community support External waveform viewer



#### Why change simulation language? Verification compares models

- The HDL model (Behavioural, RTL, gate level)
   vs
- The testbench model (expected outcomes)

Same language  $\rightarrow$  risk of very similar models (and errors)

#### **Cocotb – Hands-on Primer**

What I wished I had seen or known when I started out

- First look at major components (launcher and sample test)
- How to debug this test bench?
- How to make it easy to reuse and modify my testbench code
- Verification automation

#### **Cocotb – Hands-on Primer**

Primer expects basic HDL/Linux experience Aims to rely on Open Source tools

- Uses VHDL, with the GHDL simulator
- Uses GtkWave to view waveforms
- Basic text editors (nano, vim, gedit) for file edition
- VSCodium (not quite VSCode) for interactive debugging



**3!T** 

#### Lab 1 First contact

#### Lab 1

Objectives

- Launch a cocotb simulation.
- Add command line arguments to the underlying simulator (ghdl in this case).
- View waveforms using gtkwave.

- Learn from error messages



## Lab 1 - Design

Simple adder from the official cocotb git repository (v1.8) cocotb/example/adder

Three files:

- Simple HDL Adder
- Python model (addition)
- Cocotb test and runner
  - \* first part is testbench
  - \* second part is runner/simulator call



## Lab 1 - Design

Changes and simplifications

- Removed simulator configurability: GHDL simulator only
- Removed langage configurability : VHDL only
- Simplified options
- Added comments

#### Lab 1 - Design

0.00ns INFO	cocotb.regression	Found test test_adder_solution.adder_rando	omised_test			
0.00ns INFO	cocotb.regression	<pre>running adder_randomised_test (1/1)</pre>				
		Test for adding 2 nandom numbers multipl	e times			
//src/openieee/w	/93/numeric_std-body.vhdl:398:9:@0ms	:(assertion warring): NUMERIC_>.".+": non	logical value de	tected		
20.00ns INFO	cocotb.regression	adder_randomi_ed_test passed				
20.00ns INFO	cocotb.regression	******	*****	*****	******	*****
		** TEST	STM STM	TIME (ns) REAL	TIME (s) RA	ATIO (ns/s) **
		***************************************	*****	******	******	*****
		** test_adder_solution.adder_randomised_	est PASS	20.00	0.01	2972.15 **
		********	************	*****	**********	******
		<pre>** TESTS=1 PASS=1 FAIL=0 SKIP=0</pre>		20.00	1.52	13.14 **
		*******	*****	*****	******	*****



#### Lab 1 - GtkWave

	<u>A</u> (	GTKWave	-														_		×	
	File	Edit	Search	Time N	4arke	ers View	Н	elp												
	X		10	<u>्</u> ्	<b>今</b>		4	•	From:	0 sec	To: 20 r	IS	🛛 🔁 🛛 Ма	arker:	Cursor: 12	190 ps				
						Signals —		Waves-					10 ns					20		
		adder 🖥				Time a[3:0]		E	)1	F	C	)E	4	7	)c	A	2			
						b[3:0]		3	4	A	∕5	)6	5		)(c	<u>)</u> 6	)(5			
						x[4:0]		19	05	<u>)</u> 19	)11	)14	09	<u>)</u> @C	)18	<u></u> 10	<u>)</u> 07		-	
1	reg	a[3:0	1																	
	reg reg	b[3:0 x[4:0																		
	Filter	· ·	Incort	Donlars															-	
	Ар	pend	Insert	Replace		4		4										1	Þ	

**3!T** 



#### Lab 2 Customizing a cocotb template

#### Lab 2

Objectives

- Write your first customized Cocotb runner.
- Write your first Cocotb test.
- Automate verification (confirm design function without waveforms)



## Lab 2 - Design

Square root arithmetic core from

https://vhdlguru.blogspot.com/2020/12/synthesizable -clocked-square-root.html

Two files:

- Square root arithmetic core (provided)
- Cocotb test and runner
  - \* first part is testbench (edit second)
  - \* second part is runner/simulator call (edit first)



#### Lab 2 - Design

Interface: clk, reset, input interface, output interface

#### Square Root Core, 32-bit integer input

clk reset arg\_valid sqrt\_valid arg(31:0) sqrt\_res(15:0)



#### Lab 2 - Work


- Modify the runner to match the provided design
- Learn Cocotb relevant Python keywords
- Add very simple test for arithmetic core

<u>Note</u>: Python "async" and "await" keywords are not in typical Python scripts and programs (yield in older cocotb versions)

Use the Snippets File! - Faster than google ③



#### Lab 2 – Expected outcome





#### Lab 2 – GtkWave Tip

GTKWave  $\times$ File Edit Search Time Markers View Help Open New Window Ctrl+N (<u></u> From: 0 sec To: 3600 ns 2 Marker: 2197 ns | Cursor: 183 ns Ctrl+T LINGW IGU Reload Waveform ments/Repos/RT2024\_CocotbWorkshop/Lab02/solution/sim\_build/Lab02\_waveforms.vcd Shift+Ctrl+R Waves Ctrl+W Close l us 2 us 3 us clk= Ctrl+P Print To File reset = Grab To File valid= Read Save File Ctrl+O [31:0] = 00000004 uuuuuuuu Ctrl+S valid= Write Save File Shift+Ctrl+S [15:0] = 0002 0000 0000 Write Save File As Read Sim Logfile Read Verilog Stemsfile Read Tcl Script File Ctrl+Q Quit integer index reg reset sqrt\_res[15:0] reg sqrt valid reg sqrt\_valid\_internal reg Filter: -Replace Insert Append F 4

**3!T** 

#### Lab 3 Interactive debugging

## Lab 3 - Debugging

Error messages may come from

- Starting the simulator (like in lab 1)
- HDL compile errors
- Python syntax (during execution)
- Testbench assertion failures

Using « print » functions is very inefficient

## Lab 3 – Why not directly from a GUI?

With Cocotb, the simulator calls Python.

Need to add a hook in Cocotb tests, where the IDE can connect.

Supported in PyCharm Pro, but not PyCharm Community https://blog.patfarley.org/pages/cocotb-pycharm.html

Supported in VSCode/VSCodium



#### Lab 3 - Objectives

- Use an IDE to graphically debug a cocotb test.

- Configure the cocotb test to support debug.
- Configure VSCodium to attach to the cocotb test.
- Add break points in the cocotb test.
- Inspect variables and dut signals within the IDE.




#### Lab 3 – Test project

#### Copy of solution from Lab 2, already provided

clk	
reset	
arg_valid	sqrt_valid
arg(31:0)	sqrt_res(15:0)






**3!T** 

Show welcome page on startup

8

5

<u></u>



**3!T** 

ħ	File Edit	Selection View	Select a debug configuration		- 🗆 X	
Ch	RUN AN	D DEBUG: RUN	Debug Configuration		$\triangleright$ ~ $\square$ …	
© < < < < < < < < < < < < < < < < < < <	To custo launch.j Show a	D DEBUG: RUN Run and Det omize Run and Dr json file. Il automatic debug irations.	Python File Debug the currently active Python file         Python File with Arguments Debug the currently active Python file with arguments         Module Debug a Dathon module by invoking it with '-m'         Remote Attach Attach to a remote bug server         Django Launch and debug a Diango web application         FastAPI Launch and debug a FastAPI web application         Flask Launch and debug a Flask web application         Pyramid Launch and debug a Pyramid web application         11       # cocotb decorator indicating a test to run with simul         12       # multiple tests may be included in the same python modil         13       @cocotb.test()         14       async def sqrt_test(dut):         15       16         16       test_value = 4         17       expected_result = 2         18       19       c = Clock(dut.clk, 100, 'ns')         20       await cocotb.start(c.start())	Note were Higher of the second second second seco		
8			• mtetrault@3it-tetm-w003:~/Documents/RT2024_CocotbWorkshop/Lab03\$			
$\sim$						
£53						

Ln 1, Col 1

Spaces: 4

UTF-8 CRLF Python 3.8.10 64-bit

✓ WSL: Ubuntu-20.04

⊗ 0 ∆ 0 ₩ 0


And then press « enter » twice for the server name and port

- localhost
- 5678

**3!T** 

夺	File Edit Selection View … 🔶 -			20.04]		🗆 🗆 📭 –		×		
Ð	RUN AND VE 🕨 Py hon De 🗸 🤀 …	≈ Settings	🕏 Lab03_interactiveDel	bug.py 🚯 la	unch.json ×	Customize Layout				
	✓ VARIABLES	.vscode > {} lau	nch.json ≻							
$\mathcal{P}$		1 {						87		
			Use IntelliSense to				and the second s			
የስ		3 // Hover to view descriptions of existing attributes.								
ęь		4 // For more information, visit: <u>https://go.microsoft.com/fwlink/?</u>								
~			ersion": "0.2.0", onfigurations": [							
å		7	I I I I I I I I I I I I I I I I I I I							
			"name": "Pytho	n Debugger: Re	mote Attach".					
₿			"type": "debug							
	✓ WATCH		"request": "at	tach",						
[_⊘			<pre>"connect": {</pre>							
-0		12	"host": "1							
Д		13 14	"port": 56	78						
A		14	}, "pathMappings"	• r						
		16	{	• •						
			"local	Root": "\${work	<pre>spaceFolder}",</pre>					
			"remot	eRoot": "."						
	✓ CALL STACK				_					
					Ad	d Configuration				
		21   22 <b>]</b>								
			TPUT DEBUG CONSOLE	TERMINAL PORTS	- 🔿 hach	Lab03 十 ~ ጠ 前	•	~		
		PROBLEMIS OU	TPOT DEBUG CONSOLE	TERMINAL PORT	5 (ji basii -	шыл — ~ Ш ш				
		o mtotnoult@2it	-tetm-w003:~/Documents/	PT2024 Cocotbulo	nkchon/Lob02¢					
		○ IIICECI aurumore		N12024_COCOCDW0						
8	✓ BREAKPOINTS									
$\diamond$	Raised Exceptions									
ŝ	✓ Uncaught Exceptions									
<b>6</b> 23	User Uncaught Exceptions									
$\times W$	SL: Ubuntu-20.04 ⊗ 0 ∆ 0 № 0			Ln 1, Col 1	Spaces: 4 UTF-8	LF {} JSON with C	omments	<b>C</b>		





**3!T** 



#### Lab 4 Code reuse 1 - functions and drivers

Lab 4

#### Custom designs $\rightarrow$ custom testbench

# Some parts are standard, like busses. Some are simple (UART), others more detailed (PCIe).

They might already exist somewhere in another project...?

#### Lab 4 – Cocotb extensions Mainly bus/communication protocols

Many available through python/pip3: ethernet, AXI, spi, uart... https://pypi.org/search/?q=cocotbext

Others available from private repositories: ahb, ...




## Lab 4 - Objectives

- Encapsulate reusable sequences in functions
- Use a cocotb extension to control a UART standard interface
- Get familiar with the data format used by the UART extension, and how to make conversions.



#### Lab 4 - Design



#### Lab 4 - Work

Update the runner to include the multi-file design

- add all VHDL files

Encapsulate init sequence and end-of-sim time - use a function, not forgetting the special keywords Use cocotbext-UART

- Add and use a driver and a sink object Use native Python functions for conversion from/to bytearray

**Note:** Don't forget the snippets file!

#### Lab 4 – Expected outcome

GTKWave ·  $\times$ File Edit Search Time Markers View Help ⊜ ୍⊕ Θ 2 LD. From: 0 sec To: 82500 ns Marker: -- | Cursor: 500 ns Signals ▼ SST Waves 10 us 20 us 30 us 40 us 50 us 60 us 70 us 80 us Time 击 rt2024mysystemtop clk - 📩 inst rx uart reset - 🚠 inst\_square\_root i rx serial - 🚠 inst\_tx\_uart arg\_vat10 arg[7:0] 04 )+ ))09 08 10 12 32 00 sqrt valid sart\_res[3.0] 2 14 17 13 ...... o tx serial Туре i clk i rx serial reg ..... o rx byte[7:0] reg o rx dv req integer r\_bit\_index integer r\_clk\_count r\_rx\_byte[7\_J re. r rx data req r rx data r reg r rx dv rea Filter: Ŧ Replace Append Insert 4 Þ 4 Þ



#### Lab 5 Code reuse 2 – object oriented programming

#### Lab 5

Designs are complex : the verification code is not simpler

Universal Verification Methodology (UVM)

- Leverages Object Oriented Programming (OOP)
- Not supported by VHDL/Verilog; typically SystemVerilog
- Standardize structure and methods; excellent when buying a verification code

Steep ramp-up, requires simulation-specific SystemVerilog training, few students/scientists have basics on this topic.

# Lab 5 – Cocotb with OOP

Python supports OOP, so cocotb does as well

UVM not required for small/medium sized designs

Planning a base class ahead will save a lot of time
This is software programming, not firwmare/HDL programming

- Larger pool of trained students and scientists can contribute




## Lab 5 - Objectives

- Get familiar with a simple object oriented testbench structure.

Populate the provided template with code prepared in previous labs.

- Write two different cocotb tests sharing the same base class.

## Lab 5 – Design (same as lab 4)



constructor (\_\_init\_\_)- save dut pointer- initialize logging utility

build environment Init I/Os, clock and reset configure dut start environment target test (pure virtual function) post-test sequences - wait for ongoing transactions to finish

run functionexecutes these steps one after the other

**3!T** 

Strongly inspired by chapter 1 from C. Spear, « System Verilog for Verification », second edition, 2008

#### Constructor – dut and logs pointers

#### constructor (\_\_\_init\_\_\_

- save dut pointer
- initialize logging utility

build environment Init I/Os, clock and reset configure dut start environment target test (pure virtual function) post-test sequences - wait for ongoing transactions to finish

run function

- executes these steps one after the other

Build the environment

- Connect drivers, sinks, etc.
- Connect checkers (lab 6)

Start clock and reset dut (same as lab 4)



Strongly inspired by chapter 1 from C. Spear, « System Verilog for Verification », second edition, 2008

constructor (\_\_\_init\_\_\_)

- save dut pointer
- initialize logging utility

build environment
Init I/Os, clock and reset
configure dut
start environment
target test (pure virtual function)
post-test sequences
wait for ongoing transactions to finish

run function

- executes these steps one after the other

Configure DUT – enable channels, set thresholds, set bias, etc.

Start the environment

- enable drivers, waveform generators, enable checkers...

# Post test – wait for unfinished transactions or packets



#### constructor (\_\_\_init\_\_\_)

- save dut pointer
- initialize logging utility

build environment Init I/Os, clock and reset configure dut start environment target test (pure virtual function) post-test sequences

- wait for ongoing transactions to finish

run function - executes these steps one after the other Test: Pure virtual (undefined ) in base class, forces designers to derive the class and override the test.

# Run: executes steps in the same order for all tests.



Strongly inspired by chapter 1 from C. Spear, « System Verilog for Verification », second edition, 2008


#### Lab 5 – Child Classes

constructor (\_\_init\_\_)save dut pointerinitialize logging utility

build environment Init I/Os, clock and reset configure dut start environment target test (pure virtual function) post-test sequences - wait for ongoing transactions to finish

run function

- executes these steps one after the other



Contributors can focus their efforts on the test, relying on the environment



#### Lab 5 – Template and work

constructor (\_\_init\_\_)save dut pointer (done)initialize logging utility (done)

build environment Init I/Os, clock and reset configure dut start environment target test (pure virtual function) post-test sequences - wait for ongoing transactions to finish

run function

- executes these steps one after the other

test 1: hard-coded values for sqrt

test 2: random values for sqrt

In this lab, simple core, so no need for configuration phase.

« Start environment » will be used in lab 6.



#### Lab 5 – Expected outcome

- Same waveform patterns as in lab 4.

<u>Note</u>: the two simulations will be appended in the same VCD file. Raising the reset at the end of a test (i.e. in the post-test sequence) helps to see this





#### Lab 6 Code reuse 3 – Monitors, Models and Checkers

#### Lab 6

Labs 4 and 5 see the DUT as a black box

When an error occurs, it is not always clear where the problem originates from. The designer needs to read the waveforms to find the issue.

Localized tests accelerate bug localization System Verilog Assertions:

- industry standard, but...
- not supported by free/open source simulators
- Exceptions? If you know, I want to know about them!



Monitors are probes, only recovering useful data from signals

- Conditions to record data depends on the interface
- Example: AXI bus needs to consider address, valid, ready and data signals

- Most simple interface : enable + data (sqrt core)



Monitors are threads, basically while(true) loop.

In some cases, should not run while design is in an unstable state

- For example, not during the reset sequence

Monitor threads thus often have start/stop methods.



Models generate the expected result from the HDL module. For example, CRC core, square root, FIFO, Data packet, compressed packet, etc.

Models should not have notion of clock or signals. Only data.

 Ensures model is different from HDL, improving error detection

Should make the model easier to code compared to HD


Checkers compare the result from the model and the HDL module

- Declares an error when differences are found
- Log utility provides instance location within the dut



## Lab 6 – MMC construct

#### Monitor(s), Model and Checker



#### Lab 6 - Objectives

- Reuse a monitor class from the cocotb main repository

- Adapt MMC class to the sqrt core.

- Attach MMC object to the base environment from lab 5

Warning: the template class from the cocotb repo uses efficient but less easy to understand native python constructs. Read the added comments for an initial explanations on these if they are not familiar to you.

## Lab 6.1 – MMC construction overview

How to write a checker (unit test) class

- 1- Create a monitor on the HDL input interface, connecting with its signals, in the constructor.
- 2- Create a monitor on the HDL output interface, connecting with its signals, in the constructor
- 3- Write a model method
- 4- Write a checker/test method
- 5- Write a "start" and a "stop method, launching and stopping the threads for the two monitors and the checker

## Lab 6.2 – MMC insertion in base class

- 1- Add an MMC instance in the "BuildEnvironment" method
- 2- Add a "StartEnvironment" method, in which the MMC.start() will be called
- 3- In the post-simulation method, call the MMC.stop() method
- 4- Run the existing test(s)



## Lab 6 – Solution split in 2 files

- You could put everything in the same file, but...

- Monitor and MMC classes together in a separate file for clarity and portability

- File with base environment class must import MMC class (basic Python import keyword)



#### Lab 6 – Expected outcome

- Same waveform patterns as in lab 4.
- Error messages will pinpoint the error location Introduce an error in the model to generate a failure
- The assertion in the test is still relevant: would indicate that something is wrong after the sqrt core



## Lab 6 – Interesting « bug »

If a test fails, it stops at the (Python) assertion

It does not start a new simulation, but continues where the previous one stopped.

Notice here the UART modules have no reset signal.

If the simulation failed while the UART is transmitting, it will do so regardless that the first test stopped, making the next test fail.

Fix 1 – add reset to uart in HDL

Fix 2 – make reset time much longer, and clear the uart\_sink after the long reset.

Fix 3 – What could be your solution?



## Last slide