

#### **Reconfigurable Instruction Set Extensions using FABulous eFPGAs - when and how**

dirk.koch@ziti.uni-Heidelberg.de

# **Accelerator Coupling**



#### **Loosely Coupled**

- For "large" acceleration tasks
  - Compress image / video
  - Encrypt
- Called through drivers
- Hardware-centric (mostly stand alone processing)
- Complex to design

#### **Tightly Coupled**

ACC

CPU

For "small" acceleration tasks

MEM

I/O

- Parity, count-ones
- CRC
- Called in user mode
- <u>Software-centric</u> (fine-grained function calls)
- Easy to design

#### **Reconfigurable Instruction Set Extensions**

- Present GP CPU micro architectures leave not much headroom for optimization
- CPU clock is limited by power
  - → trend to feature-rich instruction sets and acceleration





Note that instructions have a shelf life

- Instructions implemented statically in hardware
- Instructions implemented with reconfigurable hardware (e.g., eFPGA)
- ISA subsetting: kick out unused instructions (usually for FPGAs only)
- Instructions emulated in software (may speed-up your system)

#### Why/How?

- Adding instructions can make your CPU run slower!
  - $\rightarrow$  removing instructions may make your CPU faster
  - $\rightarrow$  will benefit all instructions!
  - $\rightarrow$  can offset the cost for software emulation (if instr. triggered seldomly) #

- Static Instructions
- Reconfigurable Instructions
- ISA subsetting
- Software emulation

#### When what?

<b>Execution pattern</b>	Implementation technique
Frequent	Static hardware
Burst	Reconfigurable hardware
Infrequent	Software emulated
Non-occurring	Removed



- Sliding window approach
  - Slide a window of size t\_reconfiguration over the instruction stream (for each instruction separately)
  - Empty spots in the filtered trace mean reconfiguration is feasible



- Configuration is relatively slow  $\rightarrow$  we need course scheduling granularity
- Perhaps at program level (custom HW Kernels)

#### **Reconfigurable Instruction Set Extensions**

- Let's replace the NEON vector unit with an FPGA fabric of ~identical size (i.e. 2080 LUTs, 16 DSPs, 8 BRAMs)
- Interesting for low precision SIMD arithmetic (128 bits allow 42 3-bit multiplications costing 1764 LUTs)

Dual ARM A9 SoC Floorplan



**ASAP 2016** 

Zyng chip with ARM SoC



BRAM

#### **Reconfigurable Instruction Set Extensions**

- The logic resources are about one 32-bit softcore CPU
- Vector interface allows more operands and results and...
- ...allows catching up with the faster hardened part



soft-NEON: A study on replacing the NEON engine of an ARM SoC with a reconfigurable fabric ASAP 2016

#### Tightly Coupled Reconfigurable Instructions

#### Candidates:

- int foo (int OP\_A, OP\_B);
- DES, AES, SHA1-3, MD5
   Montgomery, CRC, …
- Hash functions
- (De)Compression
   (Huffman, bit-level)

Peer et al. "*Human Skin Colour Clustering for Face Detection*"

(R, G, B) is classified as skin if: R > 95 and G > 40 and B > 20 and  $max\{R, G, B\} - min\{R, G, B\} > 15$  and |R - G| > 15 and R > G and R > B

- Consider internal registers / register files
- Not bound to 2 x input, 1 x output
  - $\rightarrow$  int foo1 (int OP\_A, OP\_B); int foo2 (int OP\_C, OP\_D);
  - $\rightarrow$  push / pop
- Breakpoints, watchpoints (complex triggering), event counters
- Replacing defect operations???

# Study: Soft-NEON

- An Interlay is reconfigurable!
  - ISA subsetting
  - Vector width customization
  - Operation folding





#### Custom Interlay – RISK-V Prototype

As a test vehicle, we implemented a dual-core RISC-V with a shared Interlay



Cortex-A9 SoC Floorplan NEON Area: 2080 LUTs, 16 DSPs, 16 BRAMs[2]



shared custom unit floorplan PR Shared Area: 2082 LUTs Slot: 694 LUTs



Dual-Ibex-Crypto-eFPGA for cryptography Google Shuttle - MPW4 https://github.com/nguyendaouom/ICESOC

#### Implementation



- Easy method: tab into the operands and multiplex in a result
  - $\rightarrow$ may require different number clock cycles to evaluate



#### **Reconfigurable Instruction Set Extensions**

The FlexBex (lbex with eFPGA) approach:

We use the following instruction encoding:

eFPGA[result\_select]d[delay] dest, RS1, RS2 // delay: 0...15 cycles

- Register manipulation instruction: dest  $\leftarrow$  RS1 OP RS2

FlexBex: A RISC-V with a Reconfigurable Instruction Extension **FPT 2020** 

```
Inline assembly: int ina, inb, result;
           ina = 10;
           inb = 20;
           asm volatile
             : [z] "=r" (result)
: [x] "r" (ina), [y] "r" (inb)
```

#### **Reconfigurable Instruction Set Extensions**

#### Alternative: configurable instruction encoding:

Instruction	Slot	Delay slots
Encoding	[NULL/trap, 1, 2,]	[const, dynamic]
Encoding	[NULL/trap, 1, 2,]	[const, dynamic]

#### Idea:

- After configuring the CI, the OS/driver writes some registers to instruct the CPU ho to decode/use that instruction
  - $\rightarrow$  allows relocating instructions to different slots (defragmentation!)
  - → allows slot-dependent latency
  - $\rightarrow$  maybe key to port instructions to different process nodes
- Problem: we can have an infinite number of CIs (overload Encoding?)

What we haven't discussed:

- Stateless versus stateful instructions
  - → how do we do context switches? (an OS must be able to discover this)
  - → does it need to support reentrant mode? (for recursion or multiple threads)
  - → Simple case: MULACC: acc ← acc + (RS1 x RS2)

(needs some thought how to recover state after context switch)

- Prevent Deadlocks if instruction isn't available
  - → software fallback (usually traps)
- How do we control configuration?
  - → explicit per config request?
  - → implicit per trap? (e.g., run n-times emulation before configuration)

#### **ISA** Extensions – Discussion

What we haven't discussed:

- Do we want to share instructions among cores?
  - $\rightarrow$  creates resource conflict (needs arbitration)
  - → creates extra latency
  - $\rightarrow$  may that cause deadlocks?
  - → security (e.g., Spectre-kind of attacks)?
  - $\rightarrow$  much more complex but possibly better resource utilization
- Can tasks move to different cores?

 $\rightarrow$  needs moving the configuration

- Can customs instructions be ported among systems?
- Can we support iteration intervals of 1?

#### ISA Extensions – Discussion

What we haven't discussed:

- How do allocate reconfigurable resources among CIs?
  - $\rightarrow$  we may have multiple Tasks
- Must be implemented efficient (or the benefit of CIs will be offset)
  - $\rightarrow$  instruction cycles & code density

e.g.: if a CI saves 20 instructions each extra cycle eats 5% efficiency

- $\rightarrow$  worse in reality as we are not firing the CI all the time
- $\rightarrow$  CIs are usually doing more work but also more latency...

 In summery: the potential using reconfigurable CIs is huge but it is non-trivial to feature this in a full-blown OS with multicore, multi tenancy, etc. support.



#### **Reconfigurable Instruction Set Extensions using FABulous eFPGAs - when and how**

#### What is FABulous offering?

- Fully integrated open-source FPGA framework with good quality of results (area & performance)
- Entirely open and free, including commercial use (we integrated many other projects: Yosys, ABC, OpenRAM)
- Supports custom cells (if provided)  $\rightarrow$  some tooling is on the way
- Supports partial reconfiguration
- Designed for ease of use while providing full control as needed
- Versatile
  - Different flows (OpenLane  $\leftarrow \rightarrow$  Cadance) (Yosys/nextpnr  $\leftarrow \rightarrow \forall PR$ )
  - Easy to customize, including the integration of own IP

# The FABulous Framework

- Fully integrated framework for eFPGAs
- Uses many projects:
- Yosys & ABC
- nextpnr
- OpenLANE
- VPR
- OpenRAM
- Verilator



### FPGA Basics – Logic

Look-up tables (LUTs) as the basic building block for implementing logic



1	A <sub>3</sub> , A <sub>2</sub> , A <sub>1</sub> , A <sub>0</sub>	LUT-value AND gate	LUT-value OR gate
0	0000	0	0
1	0001	0	1
2	0010	0	1
3	0011	0	1
4	0100	0	1
5	0101	0	1
6	0110	0	1
7	0111	0	1
8	1000	0	1
9	1001	0	1
Α	1010	0	1
В	1011	0	1
С	1100	0	1
D	1101	0	1
Е	1110	0	1
F	1111	1	1 *>

# Routing

LUT FPGAs are made vastly of: 0 11 - (wide) Multiplexers - Configuration Latches Customizing these tactical cells\* F provides most efficiency gain A<sub>0</sub> A  $A_2$  $A_3$ FF clock \*Victor Aken'Ova. 2005. Bridging the Gap Between switch matrix multiplexer Soft and Hard eFPGA Design. MSc Thesis. UBC

## LUTs help with the routing (pin swaps are for free)

A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	$A_{3}$ $\vdots$ $A_{0}$	$A_{3}$ $\vdots$ $A_{0}$		$\begin{array}{c} A_{3} \\ \vdots \\ A_{0} \end{array}$	$\begin{array}{c} A_{3} \\ \vdots \\ A_{0} \end{array}$
0:0000	0	0	0	0	0
1:0001	0	0	0	1	0
2:0010	0	0	1	0	0
3:0011	0	1	1	1	0
4:0100	0	1	0	0	0
5:0101	0	1	0	1	0
6:0110	0	1	1	0	0
7:0111	0	1	1	1	0
8:1000	0	0	0	0	1
9:1001	0	0	0	1	1
A: 1 0 1 0	0	0	1	0	1
B: 1 0 1 1	0	1	1	1	1
C: 1 1 0 0	0	1	1	0	1
D: 1 1 0 1	0	1	1	1	1
E: 1 1 1 0	0	1	1	0	1
F: 1 1 1 1	1	1	1	1	1

### FPGA Basics – FPGA Fabric

Example of an FPGA fabric composed of LUTs, switch matrices and I/O cells. Other common primitives: memories, multipliers, transceivers, …



#### FPGA Basics – FPGA Fabric





# Switch matrix

- 1.LUT input muxes
- 2. Constant input value
- 3.LUT and Flop
  - output muxes
- Rest: local routing
- Virtex II
  - 332 inputs
  - 160 multiplexer
- Virtex V
  - 305 inputs
  - 172 Multiplexer





### Rough Cost Estimate

In total per CLB	n total per CLB							
Virtex-6			Transistors	/mux	In total			
Routing resource	# muxes	# inputs	Pass	Conf.	Trans.	Conf. bits		
LUT inputs	48	24	29	50	3,792	480		
FF_in	8	28	34	55	712	88		
D_in	4	22.5*	27.5	50	310	40		
CLK and GFAN	4	14	18	40	232	32		
WE CR SE	2 2 2	24 23 12	29 28 16	50 50 35	416	54		
Local routing	96	20.5*	25.5	50	7,248	960		
Longlines	4	12*	16	35	204	28		
Sum routing					12,914	1,682		
LUT truth table		Trans.: $8 \times 448$	Conf. bits	s: 8 × 64	3,584	512		
In total per CLB					16,498	2,194		

\*Average value

#### **FPGA** Configuration

- The easiest way to implement configuration storage is using a shift register
- Bit-wise addressing is way too expensive!
  - $\rightarrow$  frame-based reconfiguration <
- But how do we update individual switch matrix multiplexers?



#### FPGA Configuration (as used in FABulous)



#### **Basic concepts**



- Basic tiles have same height, but type-specific width (for logic tiles, DSPs, etc.)
- Adjacent tiles can be fused for more complex blocks (see the DSP example)  $\rightarrow$  Supertile  $_{\#}$

#### **Basic concepts**



- I/Os belong logically to the fabric but are physically routed to the surrounding
- Internal wires, buses, etc. are "just" wires at the border of the fabric

#### Let's build a small eFPGA: Fabric Definition

	term	term	term	term	
IO Pin	REG (mem)	DSP DSP_top	LUT	LUT	CPU IO
IO Pin	REG (mem)	DSP_bot	LUT	LUT	CPU IO
IO Pin	REG (mem)	DSP DSP_top	LUT	LUT	CPU IO
IO Pin	REG (mem)	DSP_bot	LUT	LUT	CPU IO
	term	term	term	term	

• 4 x register file, 2 x DSPs, 4 x LUTs (CLB), I/Os left and right,

### Let's build a small eFPGA: Fabric Definition

	term	term		term	term				
IO Pin	REG (mem)	DSP		UT L	UT CPU				
		DSP_		Α	В	С	D	E	F
IU Pin	(mem)		1	Fabric	Begin				
	(mem)	DSP_	2	NULL	N_term	N_term	N_term	N_term	NULL
10	REG	DSP	3	W_IO	RegFile	DSP_top	LUT4AB	LUT4AB	CPU_IO
Pin	(mem)		4	W_IO	RegFile	DSP_bot	LUT4AB	LUT4AB	CPU_IO
		DSP_	5	W_IO	RegFile	DSP_top	LUT4AB	LUT4AB	CPU_IO
10	REG		6	W_IO	RegFile	DSP_bot	LUT4AB	LUT4AB	CPU_IO
Pin	(mem)	DSP	7	NULL	S_term	S_term	S_term	S_term	NULL
	term	term	8	Fabric	End				

- 4 x register file, 2 x DSPs, 8 x LUT-tiles (CLB), I/Os left and right,
- A fabric is modelled as a spreadsheet (tiles are references to tile descriptors)

#### Let's build a small eFPGA: Tile Definition



- Wires
- Primitives (basic elements)
- Switch matrix
- Configuration storage

## Let's build a small eFPGA: Tile Definition

1 LUT	121	TILE	LUT4AB					
	122	#direction	source	X-offset	Y-offset	destination	wires	
	123	NORTH	N1BEG	0	1	N1END	8	
Jump niz	124	NORTH	N2BEG	0	2	N2END	4	
	125	NORTH	Co	0	1	Ci	1	# carry
	126	EAST	E1BEG	1	0	E1END	8	
Nb V	127	EAST	E4BEG	4	0	E4END	2	
Nc St Switch	128	SOUTH	S1BEG	0	-1	S1END	8	
	129	SOUTH	S2BEG	0	-2	S2END	4	
Sb	130	WEST	W1BEG	-1	0	W1END	8	
EeWb EtWt WeEb	131	WEST	W4BEG	-4	0	W4END	2	
	132	JUMP	J_BEG	0	0	J_END	42	
Ec	133	BEL	LUT4.vhdl	LA_				
W	134	BEL	LUT4.vhdl	LB_				
	135	BEL	LUT4.vhdl	LC_				
<ul> <li>Wires</li> </ul>	136	BEL	LUT4.vhdl	LD_				
Drimitivos (basis alamanta)	137	BEL	MUX8LUT.vh	dl				
	138	MATRIX	LUT4AB_swit	ch_matrix	.vhdl			
<ul> <li>Switch matrix</li> </ul>	139	EndTILE						

Configuration storage

## eFPGA Ecosystem – Tile/Wire Definitions



Wires are defined by

<direction> <symbolic begin|end names> <target offset> <# wires>

Jump wires for hierarchical routing (Intel/Altera and Xilinx UltraScale style)

### eFPGA Ecosystem – Switch Matrix Definition

```
# LUT4AB
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
```

```
# double with MID cascade : [N,E,S,W]2BEG --- [N,E,S,W]2MID -> [N,E,S,W]2BEGb --- [N,E,S,W]2END (
[N|E|S|W]2BEGb[0|1|2|3|4|5|6|7], [N|E|S|W]2MID[0|1|2|3|4|5|6|7]
# shared double MID jump wires
J2MID ABa BEG[0|0|0|0], [JN2END3|N2MID6|S2MID6|W2MID6]
J2MID ABa BEG[1|1|1|1], [E2MID2|JE2END3|S2MID2|W2MID2]
J2MID ABa BEG[2|2|2|2], [E2MID4|N2MID4|JS2END3|W2MID4]
J2MID ABa BEG[3|3|3|3], [E2MID0|N2MID0|S2MID0|JW2END3]
# Carry chain Ci -> LA Ci-LA Co -> LB Ci-LB Co -> ... ->
LA Ci,CiO
```

```
L[B|C|D|E|F|G|H] Ci,L[A|B|C|D|E|F|G] Co
Co0,LH Co
```

- Describes the adjacency in a symbolic way <mux\_output>,<mux\_input>
- Alternatively adjacency matrix

	Α	В	С	D	E	F
1	CLB	N1END0	N1END1	N1END2	N2END0	N2EN
2	N1BEG0	0	1	1	1	1
3	N1BEG1	1	0	1	0	0
4	N1BEG2	1	0	1	0	1
5	N2BEG0	0	1	0	1	0
6	N2BEG1	1	0	0	0	0
7	N2BEG2	1	1	1	0	0
8	N4BEG0	0	1	0	1	1
9	N4BEG1	1	1	1	1	1
10	E1BEG0	1	0	1	0	1
11	E1BEG1	1	1	0	1	1

### The FABulous eFPGA Ecosystem

- FABulous eFPGA generator
  - ASIC RTL and constraints generation
  - Generating models for nextpnpr/VPR flows
  - FPGA emulation
- Virtex-II, Lattice clones (patent-free!)
- See our FPGA 2021 paper "FABulous: An Embedded FPGA Framework"



# The first open-everything FPGA

Built using open tools

(Yosys, OpenLane, Verilator...)

Open PDK

(Skywater 130 process)

- Google Shuttle (MPW5):
- https://github.com/nguyendao-

uom/open\_eFPGA





Sky130 with CLBs, DSPs, RegFiles, BRAMs Google Shuttle - MPW-2 (can implement RISC-V)

https://github.com/nguyendao-uom/eFPGA\_v3\_caravel



Sky130 with CLBs, DSPs, RegFiles, BRAMs Google Shuttle - MPW-2 (can implement RISC-V)

https://github.com/nguyendao-uom/eFPGA\_v3\_caravel



#### Dual-Ibex-Crypto-eFPGA

Google Shuttle - MPW-4 (custom instructions, T-shaped fabric)

https://github.com/nguyendao-uom/ICESOC



#### **Open ReRAM FPGA test chip**

- Sky130, Google Shuttle
   MPW4https://github.com/nguyendao-uom/rram\_testchip
- Just enough logic to send "Hello World" to a UART
- Different configuration modes

#### Posible advantages of ReRAM FPGAs

- Security (user circuit is encoded in resitsive states)
- Reliability (ReRAM is radiation hard)
- Probably density
- Instantanous on
- CMOS friendly



### FABulous versus OpenFPGA (on Sky130)



• New optimizations gave us further 21.7% in density on the same netlist!

### The FABulous eFPGA Framework – Wrap-up

- Heterogeneous (FPGA) fabric (DSBs, BRAMs, CPUs, custom blocks)
  - Multiple tiles can be combined for integrating more complex blocks
  - Custom blocks can be instantiated directly in Verilog and are integrated in Yosys, VPR/nextpnr CAD tools (Synthesis, Place&Route) (as primitive blocks)
- Support for dynamic partial reconfiguration (some elements of XC6200, like wildcard configuration)
- Configuration through shift registers or latches (or custom cells)
- Support for custom cell primitives (passtransistor multiplexers)
- Good performance / area / power figures (about 1.5x worse than Xilinx) (could be narrowed down through customization)
- Usable by FPGA users (you don't have to be an FPGA architect)
   → there are FPGA classics that we have/will clone
- ToDo: multiple clock domains, mixed-grained granularity, ...

# **FABulous Contributors**

#### **People:**

Andrew Attwood Asma Mohsin **Bea Healy Dirk Koch Gennadiy Knies Jakob Ternes** Jing Li Jonas Künstler Kelvin Chung Marcel Jung Myrtle Shah Nguyen Dao

a.j.attwood@ljmu.ac.uk asma.mohsin@stud.uni-heidelberg.de tabitha.healy@student.manchester.ac.uk dirk.koch@manchester.ac.uk gennadiy.knis@stud.uni-heidelberg.de jakob.ternes@stud.uni-heidelberg.de jing.li@manchester.ac.uk jonas.kuenstler@stud.uni-heidelberg.de king.chung@student.manchester.ac.uk marcel.jung@stud.uni-heidelberg.de gatecat@ds0.me nguyen.dao@manchester.ac.uk



**EPSRC** 

Engineering and Physical Sciences Research Council

Carl Zeiss Stiftung

GEFÖRDERT VOM



Bundesministerium für Bildung und Forschung

#### See our projects under: https://github.com/FPGA-Research-Manchester

This work is kindly supported by the UK Engineering and Physical Sciences Research Council (EPSRC) under grant EP/R024642/1 and Carl-Zeiss-Stiftung

### **FPGA Basics – Logic**

- Look-up tables (LUTs) are basically multiplexers selecting configuration latches storing a function as a simple truth table
- Configuration latches are usually written through the configuration port only
- In distributed memory options (LUT is used as a shift register or memory file, table is also writeable through the user logic)



#### FPGA Configuration

- Do not use shift register configuration
  - High power during configuration (thousands of bits)
  - Configuration only valid if completely shifted in (transient short-circuits or ring-oscillators)
  - Cannot do "real" partial reconfiguration (static routes through reconfigurable regions)
  - Too expensive (shift registers need flip flops, frame-based configuration can do with latches)





<#>

#### FPGA Basics – Routing (Virtex-II style)



- AMD/Intel use multiple levels of one-hot encoded routing with pass-transistors
- Multiple activated inputs can cause short-circuit situations
   → this is why you should blank a region before overwriting it with a new module
   → less of a problem for encoded bitstreams (not one-hot encoded)

# Tile-based Design in FABulous

Replace standard cell multiplexers with custom mux-4

 $A_{std-cell} - A_{c-mux4} \times N = (33.8 \,\mu m^2 - 17.5 \,\mu m^2) \times 376 = 6,116 \,\mu m^2$ 

		Standa	Custom mux-4			
	height	width	area	util.	area	util.
CLB	219µm	219µm	47,961	81.8%	46,225	60.7%
REG	219µm	214 µm	46,866	84.1%	46,655	64.3%
DSP	443µm	185 µm	81,955	80.9%	81,780	56.7%

Observation:

- No area improvement
- Instead: core utilization went down
- → Congested tile routing

#### In short



### **Optimization: Bitstream Remapping**



- The configuration bit cells may induce inferior placement of multiplexers
- We can remap configuration bits  $\rightarrow$  requires remapping of the bitstream (trivial)

### **Optimization: Bitstream Remapping**



 We use Google's Operations Research tools to compute the grid points (https://github.com/google/or-tools)

#### **Optimization: Bitstream Remapping**



**‹#**>