


FPGA Ignite 2023 Summer School, Heidelberg University (Germany), July 31 - Aug. 4




FABulous: an Open-Everything Framework for (embedded) FPGAs

Bea Healy, Jing Yu, Nguyen Dao, King Lok Chung, Myrtle Shah and Dirk Koch

Dirk Koch




high school
6502 Computer, ...



Self-adaptive
reconfigurable
embedded systems

High
performance
stream
processing



System Specification
(Communication Architecture & Floorplan)

generate static system

generate module repository

```
bitlink module.bit -pos X,Y static.bit -outfile initial.bit
```


FPGA design tools for
run-time reconfiguration 2

The FABulous Framework

- Fully integrated framework for eFPGAs



Uses many projects:

- Yosys & ABC
- nextpnr
- OpenLANE
- VPR
- OpenRAM
- Verilator



FPGA Basics – Logic


Look-up tables (LUTs) as the basic building block for implementing logic








1	A_3, A_2, A_1, A_0	LUT-value AND gate	LUT-value OR gate
0	0000	0	0
1	0001	0	1
2	0010	0	1
3	0011	0	1
4	0100	0	1
5	0101	0	1
6	0110	0	1
7	0111	0	1
8	1000	0	1
9	1001	0	1
A	1010	0	1
B	1011	0	1
C	1100	0	1
D	1101	0	1
E	1110	0	1
F	1111	1	1

FPGA Basics – Logic

- Look-up tables (LUTs) are basically multiplexers selecting configuration latches storing a function as a simple truth table
- Configuration latches are usually written through the configuration port only
- In distributed memory options (LUT is used as a shift register or memory file, table is also writeable through the user logic




LUTs help with the routing (pin swaps are for free)

					
$A_3 A_2 A_1 A_0$					
0: 0 0 0 0	0	0	0	0	0
1: 0 0 0 1	0	0	0	1	0
2: 0 0 1 0	0	0	1	0	0
3: 0 0 1 1	0	1	1	1	0
4: 0 1 0 0	0	1	0	0	0
5: 0 1 0 1	0	1	1	1	0
6: 0 1 1 0	0	1	0	0	0
7: 0 1 1 1	0	1	1	1	0
8: 1 0 0 0	0	0	0	0	1
9: 1 0 0 1	0	0	0	1	1
A: 1 0 1 0	0	0	1	0	1
B: 1 0 1 1	0	1	1	1	1
C: 1 1 0 0	0	1	0	0	1
D: 1 1 0 1	0	1	1	1	1
E: 1 1 1 0	0	1	1	0	1
F: 1 1 1 1	1	1	1	1	1


Routing

- FPGAs are made vastly of:
 - (wide) **Multiplexers**
 - Configuration **Latches**
- Customizing these *tactical cells** provides most efficiency gain



*Victor Aken'Ova. 2005. Bridging the Gap Between Soft and Hard eFPGA Design. MSc Thesis. UBC


FPGA Basics – Routing (Virtex-II style)




- AMD/Intel use multiple levels of one-hot encoded routing with pass-transistors
- **Multiple activated inputs can cause short-circuit situations**
 - this is why you should blank a region before overwriting it with a new module
 - less of a problem for encoded bitstreams (not one-hot encoded)

FPGA Basics – FPGA Fabric

- Example of an FPGA fabric composed of LUTs, switch matrices and I/O cells. Other common primitives: memories, multipliers, transceivers, ...



FPGA Basics – FPGA Fabric







```

1 // Copyright 2021 University of Manchester
2 //
3 // Licensed under the Apache License, Version 2.0 (the "License");
4 // you may not use this file except in compliance with the License.
5 // You may obtain a copy of the License at
6 //
7 //     http://www.apache.org/licenses/LICENSE-2.0
8 //
9 // Unless required by applicable law or agreed to in writing, software
10 // distributed under the License is distributed on an "AS IS" BASIS,
11 // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
12 // See the License for the specific language governing permissions and
13 // limitations under the License.
14
15 (*FABulous, BelMap,
16 INIT=0,
17 INIT_1=1,
18 INIT_2=2,
19 INIT_3=3,
20 INIT_4=4,
21 INIT_5=5,
22 INIT_6=6,
23 INIT_7=7,
24 INIT_8=8,
25 INIT_9=9,
26 INIT_10=10,
27 INIT_11=11,
28 INIT_12=12,
29 INIT_13=13,
30 INIT_14=14,
31 INIT_15=15,
32 FF=16,
33 IOmux=17,
34 SET_NORESET=18
35 *)
36 module LUT4c_frame_config_dffear (I0, I1, I2, I3, O, Ci, Co, SR, EN, UserCLK, ConfigBits)
37     parameter NoConfigBits = 19 // has to be adjusted manually (we don't use an arithmetic
38     // IMPORTANT: this has to be in a dedicated line
39     input I0 // LUT inputs
40     input I1
41     input I2
42     input I3
43     output O // LUT output (combinatorial or FF)
44     input Ci // carry chain input
45     output Co // carry chain output
46     input SR // SHARED RESET
47     input EN // SHARED ENABLE
48     (* FABulous, EXTERNAL, SHARED_PORT *) input UserCLK // EXTERNAL // SHARED_PORT // ## the
49     // GLOBAL all primitive pins that are connected to the switch matrix have to go before th
50     (* FABulous, GLOBAL *) input [NoConfigBits-1 : 0] ConfigBits
51
52     localparam LUT_SIZE = 4
53     localparam N_LUT_flops = 2 * LUT_SIZE
54
55     wire [N_LUT_flops-1 : 0] LUT_values
56     wire [LUT_SIZE-1 : 0] LUT_index
57     wire LUT_out
58     reg LUT_flop
59     wire IOmux // normal input '0', or carry input '1'
60     wire c_out_mux, c_IOmux, c_reset_value // extra configuration bits
61
62     assign LUT_values = ConfigBits[15:0]
63     assign c_out_mux = ConfigBits[16]
64     assign c_IOmux = ConfigBits[17]
65     assign c_reset_value = ConfigBits[18]
66
67     //CONFout <= c_IOmux;
68
69     //assign IOmux = c_IOmux ? Ci : I0;
70     my_mux2 my_mux2_IOmux (
71     .A0 (I0),
72     .A1 (Ci),
73     .S (c_IOmux),
74     .X (IOmux)

```

Switch matrix

- 1. LUT input muxes
- 2. Constant input value
- 3. LUT and Flop output muxes
- Rest: local routing
- Virtex II
 - 332 inputs
 - 160 multiplexer
- Virtex V
 - 305 inputs
 - 172 Multiplexer




Rough Cost Estimate

In total per CLB					12,560	1,600
Virtex-6			Transistors/mux		In total	
Routing resource	# muxes	# inputs	Pass	Conf.	Trans.	Conf. bits
LUT inputs	48	24	29	50	3,792	480
FF_in	8	28	34	55	712	88
D_in	4	22.5*	27.5	50	310	40
CLK and GFAN	4	14	18	40	232	32
WE CR SE	2 2 2	24 23 12	29 28 16	50 50 35	416	54
Local routing	96	20.5*	25.5	50	7,248	960
Longlines	4	12*	16	35	204	28
Sum routing					12,914	1,682
LUT truth table		Trans.: 8×448	Conf. bits: 8×64		3,584	512
In total per CLB					16,498	2,194

*Average value




FPGA Configuration

- The easiest way to implement configuration storage is using a shift register
- Bit-wise addressing is way too expensive!
→ frame-based reconfiguration
- But how do we update individual switch matrix multiplexers?




FPGA Configuration

- Do not use shift register configuration
 - High power during configuration (thousands of bits)
 - Configuration only valid if completely shifted in (transient short-circuits or ring-oscillators)
 - Cannot do „real“ partial reconfiguration (static routes through reconfigurable regions)
 - Too expensive (shift registers need flip flops, frame-based configuration can do with latches)




FPGA Configuration (as used in FABulous)



What is FABulous offering?



- Fully integrated open-source FPGA framework with **good quality of results** (area & performance)
- Entirely open and free, including commercial use (we integrated many other projects: Yosys, ABC, OpenRAM)
- **Supports custom cells** (if provided) → some tooling is on the way
- Supports **partial reconfiguration**
- Designed for **ease of use** while providing **full control as needed**
- **Versatile**
 - Different flows (OpenLane \leftrightarrow Cadance) (Yosys/nextpnr \leftrightarrow VPR)
 - Easy to customize, including the **integration of own IP**

Basic concepts




- Basic tiles have same height, but type-specific width (for logic tiles, DSPs, etc.)
- Adjacent tiles can be fused for more complex blocks (see the DSP example) → **Supertile** 18

Basic concepts



- I/Os belong logically to the fabric but are physically routed to the surrounding
- Internal wires, buses, etc. are „just“ wires at the border of the fabric

Let's build a small eFPGA: Fabric Definition



- 4 x register file, 2 x DSPs, 4 x LUTs (CLB), I/Os left and right,


Let's build a small eFPGA: Fabric Definition

	term	term	term	term					
IO Pin	REG (mem)	DSP	LUT	LUT	CPU IO				
IO Pin	REG (mem)	DSP							
IO Pin	REG (mem)	DSP							
IO Pin	REG (mem)	DSP							
	term	term							

	A	B	C	D	E	F
1	<i>FabricBegin</i>					
2	NULL	N_term	N_term	N_term	N_term	NULL
3	W_IO	RegFile	DSP_top	LUT4AB	LUT4AB	CPU_IO
4	W_IO	RegFile	DSP_bot	LUT4AB	LUT4AB	CPU_IO
5	W_IO	RegFile	DSP_top	LUT4AB	LUT4AB	CPU_IO
6	W_IO	RegFile	DSP_bot	LUT4AB	LUT4AB	CPU_IO
7	NULL	S_term	S_term	S_term	S_term	NULL
8	<i>FabricEnd</i>					


- 4 x register file, 2 x DSPs, 8 x LUT-tiles (CLB), I/Os left and right,
- A fabric is modelled as a spreadsheet (tiles are references to tile descriptors)

Let's build a small eFPGA: Tile Definition



- Wires
- Primitives (basic elements)
- Switch matrix


Let's build a small eFPGA: Tile Definition



- Wires
- Primitives (basic elements)
- Switch matrix

eFPGA Ecosystem – Tile/Wire Definitions

10	TILE	CLB				
11	#direction	source_name	X-offset	Y-offset	destination	wires
12	NORTH	N1BEG	0	1	N1END	3
13	NORTH	N2BEG	0	2	N2END	3
14	EAST	E1BEG	1	0	E1	
15	EAST	E2BEG	2	0	E2	
16	SOUTH	S1BEG	0	-1	S1	
17	SOUTH	S2BEG	0	-2	S2	
18	WEST	W1BEG	-1	0	W1	
19	WEST	W2BEG	-2	0	W2	
20	JUMP	J_BEG	0	0	J_	
21	BEL	clb_slice_4xLUT4.vhdl				
22	MATRIX	CLB_switch_matrix.VHDL				
23	EndTILE					



- Wires are defined by `<direction> <symbolic begin|end names> <target offset> <# wires>`
- Jump wires for hierarchical routing (Intel/Altera and Xilinx UltraScale style)

eFPGA Ecosystem – Switch Matrix Definition

```

1 # LUT4AB
2 # double with MID cascade : [N,E,S,W]2BEG --- [N,E,S,W]2MID -> [N,E,S,W]2BEGb --- [N,E,S,W]2END (
3 [N|E|S|W]2BEGb[0|1|2|3|4|5|6|7], [N|E|S|W]2MID[0|1|2|3|4|5|6|7]
4
5 ##### LUT Inputs #####
6 ##### LUT Inputs #####
7 ##### LUT Inputs #####
8
9 # shared double MID jump wires
10 J2MID_ABa_BEG[0|0|0|0], [JN2END3|N2MID6|S2MID6|W2MID6]
11 J2MID_ABa_BEG[1|1|1|1], [E2MID2|JE2END3|S2MID2|W2MID2]
12 J2MID_ABa_BEG[2|2|2|2], [E2MID4|N2MID4|JS2END3|W2MID4]
13 J2MID_ABa_BEG[3|3|3|3], [E2MID0|N2MID0|S2MID0|JW2END3]
14
15
16 # Carry chain Ci -> LA_Ci-LA_Co -> LB_Ci-LB_Co -> ... ->
17 LA_Ci,Ci0
18 L[B|C|D|E|F|G|H]_Ci,L[A|B|C|D|E|F|G]_Co
19 Co0,LH_Co


```

	A	B	C	D	E	F
1	CLB	N1END0	N1END1	N1END2	N2END0	N2EN
2	N1BEG0	0	1	1	1	1
3	N1BEG1	1	0	1	0	0
4	N1BEG2	1	0	1	0	1
5	N2BEG0	0	1	0	1	0
6	N2BEG1	1	0	0	0	0
7	N2BEG2	1	1	1	0	0
8	N4BEG0	0	1	0	1	1
9	N4BEG1	1	1	1	1	1
10	E1BEG0	1	0	1	0	1
11	E1BEG1	1	1	0	1	1

- Describes the adjacency in a symbolic way
<mux_output>,<mux_input>
- Alternatively adjacency matrix


The FABulous eFPGA Ecosystem

- FABulous eFPGA generates
 - ASIC RTL and constraints generation
 - Generating models for nextpnr/VPR flows
 - FPGA emulation
- Virtex-II, Lattice clones (patent-free!)
- See our FPGA 2021 paper „FABulous: An Embedded FPGA Framework”




The first open-everything FPGA

- Built using open tools
(Yosys, OpenLane, Verilator...)
- Open PDK
(Skywater 130 process)
- Google Shuttle (MPW5):
https://github.com/nguyendao-uom/open_eFPGA



FABulous Chip Gallery




Sky130 with CLBs, DSPs,
RegFiles, BRAMs

Google Shuttle - MPW-2
(can implement RISC-V)

https://github.com/nguyendao-uom/eFPGA_v3_caravel


FABulous Chip Gallery




Sky130 with CLBs, DSPs,
RegFiles, BRAMs

Google Shuttle - MPW-2
(can implement RISC-V)

https://github.com/nguyendao-uom/eFPGA_v3_caravel



FABulous Chip Gallery



Sky130 with CLBs, DSPs,
RegFiles, BRAMs


Google Shuttle - MPW-2
(can implement RISC-V)

https://github.com/nguyendao-uom/eFPGA_v3_caravel

Dual-Ibex-Crypto-eFPGA

Google Shuttle - MPW-4
(custom instructions,
T-shaped fabric)

<https://github.com/nguyendao-uom/ICESOC>




FABulous Chip Gallery

Open ReRAM FPGA test chip



- Sky130, Google Shuttle
[MPW4https://github.com/nguyendao-uom/rram_testchip](https://github.com/nguyendao-uom/rram_testchip)
- Just enough logic to send „Hello World“ to a UART
- Different configuration modes

Possible advantages of ReRAM FGAs


- Security (user circuit is encoded in resistive states)
- Reliability (ReRAM is radiation hard)
- Probably density
- Instantaneous on
- CMOS friendly




FABulous versus OpenFPGA (on Sky130)



OpenFPGA Shuttle 2
250x217 um2
(+17.4%)



Fabulous Shuttle 2
220x210 um2
(+0%)



Fabulous Opt.
193x193 um2
(-21.7%)

- FABulous and OpenFPGA have a Google Shuttle2 submission
- ~ same physical impl. problem
- OpenFPGA CLBs are 17% bigger
- New optimizations gave us further 21.7% in density on the same netlist!

	resources
OpenFPGA	1300xMUX2 / 530xDFF
FABulous	376xMUX4 / 46xMUX2 / 8xFF / 586xlatch
	~1200 MUX2

Tile-based Design in FABulous

- Replace standard cell multiplexers with custom mux-4


$$A_{\text{std-cell}} - A_{\text{c-mux4}} \times N = (33.8 \mu\text{m}^2 - 17.5 \mu\text{m}^2) \times 376 = 6,116 \mu\text{m}^2$$

	Standard cell				Custom mux-4	
	height	width	area	util.	area	util.
CLB	219 μm	219 μm	47,961	81.8%	46,225	60.7%
REG	219 μm	214 μm	46,866	84.1%	46,655	64.3%
DSP	443 μm	185 μm	81,955	80.9%	81,780	56.7%


Observation:

- No area improvement
 - Instead: core utilization went down
- **Congested tile routing**

In short




Optimization: Bitstream Remapping




- The configuration bit cells may induce inferior placement of multiplexers
- We can remap configuration bits \rightarrow requires remapping of the bitstream (trivial)

Optimization: Bitstream Remapping



- We use Google's Operations Research tools to compute the grid points (<https://github.com/google/or-tools>)

Optimization: Bitstream Remapping



The FABulous eFPGA Framework – Wrap-up

- Heterogeneous (FPGA) fabric (DSBs, BRAMs, CPUs, **custom blocks**)
 - Multiple tiles can be combined for integrating more complex blocks
 - Custom blocks can be instantiated directly in Verilog and are integrated in Yosys, VPR/nextpnr CAD tools (Synthesis, Place&Route) (as primitive blocks)
- Support for dynamic **partial reconfiguration** (some elements of XC6200, like wildcard configuration)
- Configuration through shift registers or **latches** (or custom cells)
- Support for **custom cell primitives** (passtransistor multiplexers)
- **Good performance / area / power figures** (about 1.5x worse than Xilinx) (could be narrowed down through customization)
- **Usable by FPGA users** (you don't have to be an FPGA architect)
 - there are FPGA classics that we have/will clone
- ToDo: multiple clock domains, **mixed-grained granularity**, ...

FABulous Contributors

People:

Nguyen Dao	nguyen.dao@manchester.ac.uk
Jing Li	jing.li@manchester.ac.uk
Khoa Pham	khoa.pham@manchester.ac.uk
Myrtle Shah	gatecat@ds0.me
King Chung	king.chung@student.manchester.ac.uk
Tuan La	tuan.la@manchester.ac.uk
Andrew Attwood	a.j.attwood@ljmu.ac.uk
Bea Healy	tabitha.healy@student.manchester.ac.uk
Dirk Koch	dirk.koch@manchester.ac.uk

See our projects under:

<https://github.com/FPGA-Research-Manchester>

This work is kindly supported by the UK Engineering and Physical Sciences Research Council (EPSRC) under grant EP/R024642/1 and Carl-Zeiss-Stiftung



FORTE | Forming the future
of nanoelectronics

EPSRC

Engineering and Physical Sciences
Research Council



Carl Zeiss
Stiftung